

STARTECH SEMICONDUCTOR, INC.

DATA BOOK 1991

STARTECH PRODUCT DATA BOOK 1991

	COMMUNICATION
2	MASS STORAGE
3	UART
4	UART/COMBO
5	APPLICATION NOTES
6	QUALITY/RELIABILITY
	ORDERING INFORMATION
8	PACKAGING INFORMATION
9	REPRESENTATIVES

PRODUCT LIST

ST16C450	Low power CMOS universal serial transmitter and receiver.
31100430	Low power civics universal serial transmitter and receiver.
ST16C2450	Low power CMOS Dual universal serial transmitter and receiver.
ST16C454	Low power CMOS Quad universal serial transmitter and receiver.
ST16C452	Low power CMOS Dual universal serial transmitter and receiver with parallel printer port.
ST16C550	Low power CMOS universal serial transmitter and receiver with 16 byte FIFO.
ST16C2550	Low power CMOS Dual universal serial transmitter and receiver with 16 byte FIFO.
ST16C554	Low power CMOS Quad universal serial transmitter and receiver with 16 byte FIFO.
ST68C554	Low power CMOS Quad universal serial transmitter and receiver with 16 byte FIFO for Motorola, Rockwell, Hitachi and similar base microprocessors.
ST16C552	Low power CMOS Dual universal serial transmitter and receiver with 16 byte FIFO and parallel bidirectional printer port.
ST84C71	Low power CMOS 16 bit IDE interface with floppy and hard disk decode logic.
ST26C31	Low power CMOS high speed Quad RS-422, RS-423 differential line driver.
ST34C87	Low power CMOS high speed Quad RS-422, RS-423 differential line driver.
ST26C32	Low power CMOS high speed Quad RS-422, RS-423 differential line receiver.
ST34C86	Low power CMOS high speed Quad RS-422, RS-423 differential line receiver.
ST86C87	Low power CMOS high speed Dual RS-422, RS423 differential line receiver and driver.
ST41C76	Low power CMOS high speed 6 bit video DAC.
	<u> </u>

No part of this document may be copied or reproduced in any form or by means without the prior written consent of STARTECH Semiconductor Inc. The information in this document is subject to change without notice. STARTECH Semiconductor Inc. assumes no responsibility for any errors that may appear in this document and makes no commitment to update or to keep current the information containd in this document. STARTECH Semiconductor Inc. makes no warranty (express, statutory, implied, or by description) regarding the information set forth herein or regarding the freedom of the described device form patent infringement. STARTECH Semiconductor Inc. makes no warranty of merchantability or fitness for any purpose.

CONTENTS

ST16C450	3-3
ST16C452	4-3
ST16C454	3-21
ST16C550	3-37
ST16C552	4-27
ST16C554	3-57
ST16C2450	3-73
ST16C2550	3-91
ST26C31	1-3
ST26C32	1-5
ST34C86	1-7
ST34C87	1-9
ST68C554	3-109
ST86C87	1-11
AN-550	5-3
AN-552	5-5
AN-554	5-7
AN-2550	5-9
AN-8471	5-11

COMMUNICATION


QUAD RS-422, RS-423 CMOS DIFFERENTIAL LINE DRIVER

DESCRIPTION

The ST26C31 is a CMOS quad differential line driver, designed to meet the standard RS-422, RS-423 requirements and digital data transmission over balanced lines. To improve noise margin and output stability for slow changing input signal special hysteresis is built in the ST26C31 circuit.

FEATURES

- * Pin-to-pin compatible with National DS26C31C
- * Low power CMOS design
- * Three-state outputs with enable pin
- * Meets the EIA RS-422 requirements
- * Low propagation delays
- * High speed



APPLICATIONS

- * Hard disk drives
- * RS-422 controller cards
- * MFM / RLL controller cards
- * Digital line transmission driver

GENERAL DESCRIPTION

The ST26C31 is a high speed CMOS line driver, designed to operate with MFM / RLL controllers and hard disk drives as well as RS-422 and RS-423 digital data transmission applications. ST26C31 is suitable for low power 5V operation with high input voltage protection devices.


ORDERING INFORMATION

 Part number
 Package
 Operating temperature

 ST26C31CP16
 Plastic
 0° C to + 70° C

 ST26C31CJ18
 PLCC
 0° C to + 70° C

ST26C31



QUAD RS-422, RS-423 CMOS DIFFERENTIAL LINE RECEIVER

DESCRIPTION

The ST26C32 is a CMOS quad differential line receiver, designed to meet the standard RS-422, RS-423 requirements. The ST26C32 has an input sensitivity of 200mv over the common mode input voltage range of +/- TV. To improve noise margin and output stability for slow changing input signal, special hysteresis is built in the ST26C32 circuit.

INPUT A-VCC 16 INPUT A+ INPUT D-15 OUTPUT A INPUT D+ ENABLE OUTPUT D OUTPUT B 12 ENABLE~ INPUT B+ OUTPUT C 6 10 INPUT C+ INPUT B-GND 8 INPUT C-

FEATURES

- * Pin-to-pin compatible with National DS26C32C
- * Low power CMOS design
- * Three-state outputs with enable pin
- * Meets the EIA RS-422 requirements
- * Low propagation delays
- * High speed

APPLICATIONS

- * Hard disk drives
- * RS-422 controller cards
- * MFM / RLL controller cards
- * Differential transmission receiver

GENERAL DESCRIPTION

The ST26C32 is a high speed line receiver, designed to operate with MFM / RLL controllers and hard disk drives as well as RS-422 and RS-423 differential applications. ST26C32 provides TTL compatible outputs to interface with standard 74LS and CMOS design environments. ST26C32 is suitable for low power 5V operation.


ORDERING INFORMATION

 Part number
 Package
 Operating temperature

 ST26C32CP16
 Plastic
 0° C to + 70° C

 ST26C32CJ18
 PLCC
 0° C to + 70° C

ST26C32



QUAD RS-422, RS-423 CMOS DIFFERENTIAL LINE RECEIVER

DESCRIPTION

The ST34C86 is a CMOS quad differential line receiver, designed to meet the standard RS-422, RS-423 requirements. The ST34C86 has an input sensitivity of 200mv over the common mode input voltage range of +/- TV. To improve noise margin and output stability for slow changing input signal, special hysteresis is built in the ST34C86 circuit.

INPUT A-VCC 16 INPUT A+ INPUT D-OUTPUT A INPUT D+ ENABLE A/B OUTPUT D OUTPUT B 5 12 ENABLE C/D INPUT B+ 11 OUTPUT C INPUT B-10 INPUT C+ INPUT C-GND

FEATURES

- * Pin-to-pin compatible with National DS34C86
- * Low power CMOS design
- * Three-state outputs with enable pin
- * Meets the EIA RS-422 requirements
- * Low propagation delays
- * High speed

APPLICATIONS

- * Hard disk drives
- * RS-422 controller cards
- * MFM / RLL controller cards
- * Differential transmission receiver

GENERAL DESCRIPTION


The ST34C86 is a high speed line receiver, designed to operate with MFM / RLL controllers and hard disk drives as well as RS-422 and RS-423 differential applications. ST34C86 provides TTL compatible outputs to interface with standard 74LS and CMOS design environments. ST34C86 is suitable for low power 5V operation.

ORDERING INFORMATION

Part number ST34C86CP16 ST34C86CJ18 Package Plastic PLCC Operating temperature 0° C to + 70° C

0° C to + 70° C

ST34C86




QUAD RS-422, RS-423 CMOS DIFFERENTIAL LINE DRIVER

DESCRIPTION

The ST34C87 is a CMOS quad differential line driver, designed to meet the standard RS-422, RS-423 requirements and digital data transmission over balanced lines. To improve noise margin and output stability for slow changing input signal special hysteresis is built in the ST34C87 circuit.

FEATURES

- * Pin-to-pin compatible with National DS34C87
- * Low power CMOS design
- * Three-state outputs with enable pin
- * Meets the EIA RS-422 requirements
- * Low propagation delays
- * High speed



APPLICATIONS

- * Hard disk drives
- * RS-422 controller cards
- * MFM / RLL controller cards
- * Digital line transmission driver

GENERAL DESCRIPTION


The ST34C87 is a high speed CMOS line driver, designed to operate with MFM / RLL controllers and hard disk drives as well as RS-422 and RS-423 digital data transmission applications. ST34C87 is suitable for low power 5V operation with high input voltage protection devices.

ORDERING INFORMATION

 Part number
 Package
 Operating temperature

 ST34C87CP16
 Plastic
 0° C to + 70° C

 ST34C87CJ18
 PLCC
 0° C to + 70° C



DUAL RS-422, RS-423 CMOS DIFFERENTIAL LINE RECEIVER AND DRIVER

DESCRIPTION

The ST86C87 is a CMOS dual differential line receiver and driver, designed to meet the standard RS-422, RS-432 requirements and digital data transmission over balanced lines. The ST86C87 has an input sensitivity of 200mv over the common mode input voltage rage of +/- 7V. To improve noise margin and output stability for slow changing input signal, special hysteresis is built in the ST86C87 circuit.

FEATURES

- * Half section of National DS34C86 and DS34C87
- * Low power CMOS design
- * Three-state outputs with enable pin
- * Meets the EIA RS-422 requirements
- * Low propagation delays
- * High speed
- * Dual line receiver with three state control
- * Dual line driver with three state control

INPUT A-VCC 16 INPUT A+ INPUT D OUTPUT A OUTPUT D ENABLE A/B OUTPUT D~ OUTPUT B 12 ENABLE C/D INPUT B+ OUTPUT C~ INPUT B-OUTPUT C 7 INPUT C GND

APPLICATIONS

- * Hard disk drives
- * RS-422 controller cards
- * MFM / RLL controller cards
- * Differential transmission receiver and driver

ORDERING INFORMATION

 Part number
 Package
 Operationg temperature


 ST86C87CP16
 Plastic
 0° C to + 70° C

 ST86C87CJ18
 PLCC
 0° C to + 70° C

GENERAL DESCRIPTION

The ST86C87 is a high speed line receiver and driver, designed to operate with MFM / RLL controllers and hard disk drives as well as RS-422 and RS432 differential applications. ST86C87 provides TTL compatible outputs to interface with standard 74LS and CMOS design environments. ST86C87 is suitable for low power 5V operation with Min board space requirements. ST86C87 provides dual differential line receiver with three state control pin and dual line driver with three state control capability.

ST86C87



2

MASS STORAGE

INTENTIONALLY LEFT BLANK FOR FUTURE EXPANSION

UART

FFR 1001

ASYNCHRONOUS RECEIVER AND TRANSMITTER

DESCRIPTION

The ST16C450 is a universal asynchronous receiver and transmitter with modem control signals. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C450 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES

- * Pin-to-pin and functionally compatible to INS8250, NS16C450
- * Modem control signals (CTS~, RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * 448 kHz transmit/receive operation with 7.372 MHz crystal or external clock source.

DO 1 40 VCC 2 39 D1 RI~ 3 38 D2 CD~ 4 37 D3 DSR~ 5 36 CTS~ D4 6 35 D5 RESET 7 34 0P1~ D6 8 33 DTR~ D7 RCLK 9 32 RTS~ T16C450CP40 RX 10 31 0P2~ ΤX 11 30 INT CSO 12 29 NC 13 CS1 28 AO 27 CS2~ 14 A1 BAUDOUT~ 26 A2 16 25 AS~ XTAL1 24 17 XTAL2 CSOUT 18 23 IOW~ DDIS~ IOW 19 22 IOR GND IOR~

APPLICATIONS

- * Serial receiver or transmitter
- * Serial to parallel/parallel to serial converter
- * Modem with/without handshaking signals
- * Terminal

ORDERING INFORMATION

 Part number
 Package
 Operating temperature


 ST16C450CP40
 Plastic
 0° C to +70° C

 ST16C450CJ44
 PLCC
 0° C to +70° C

GENERAL DESCRIPTION

The ST16C450 is an improved version of the INS8250/NS16C450 UART with higher speed operating access time. The ST16C450 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status register will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C450 can interface easily to the most popular microprocessors, and communications link faults can be detected with internal loopback capability.

ST16C450



SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
D0-D7	1-8	1/0	Bidirectional data bus. Eight bit, three state data bus to transfer information to or from the CPU. Do is the least significant bit of the data bus and the first serial data bit to be received or transmitted.
RCLK	9	1	Receiver clock input. The external clock input to the ST16C450 receiver section.
RX	10	1	Serial data input. The serial information received from MODEM or RS232 to ST16C450 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.
тх	11	0	Serial data output. The serial data is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CS0	12	ı	Chip select 1. (active high) A high at this pin (while CS1=1 and CS2=0) will enable the UART/CPU data transfer operation.
CS1	13	1	Chip select 2. (active high) A high at this pin (while CS0=1 and CS2=0) will enable the UART/CPU data transfer operation.
CS2~	14	l	Chip select 3. (active low) A low at this pin (while CS0=1 and CS1=1) will enable the UART / CPU data transfer operation.
BAUDOUT~	15	0	Baud rate generator clock output. This output provides the 16x clock of the internal selected baud rate.
XTAL1	16	1 · · · · · · · · · · · · · · · · · · ·	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.
XTAL2	17		Crystal input 2. See XTAL1.
IOW~	18	1	Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
IOW	19		Write strobe. (active high) Same as IOW \sim , but uses active high input. Note that only an active IOW \sim or IOW input is required to transfer data from CPU to ST16C450 during write operation (while CS0 = 1, CS1 = 1 and CS2 \sim = 0). The unused pin should be tied to VCC or GND(IOW=GND or IOW \sim = VCC).
GND	20	0	Signal and power ground.

ST16C450

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
IOR~	21		Read strobe. (active low) A low level on this pin (while $CS0 = 1$, $CS1 = 1$ and $CS2 \sim = 0$) will transfer the contents of the ST16C450 data bus to the CPU.
IOR	22	l	Read strobe. (active high) Same as IOR~, but uses active high input. Note that only an active IOR~ or IOR input is required to transfer data from ST16C450 to CPU during read operation (while CS0=1, CS1=1 and CS2~=0). The unused pin should be tied to VCC or GND
			(IOR=GND or IOR~=VCC).
DDIS~	23	0	Drive disable. (active low) This pin goes low when CPU is reading data from ST16C450 to disable the external transceiver or logics.
CSOUT	,24) O	Chip select out. A high on this pin indicates that the chip has been selected by the chip select input pins.
AS~	25	1	Address strobe. (active low) A low on this pin will latch the state of the chip selects and addressed register.
A2	26	l	Address line 2. To select internal registers.
:A1	27	1	Address line 1. To select internal registers.
A0	28	I	Address line 0. To select internal registers.
INT	30	0	Interrupt output. (active high) This pin goes high (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected.
OP2~	31	0	General purpose output. (active low) User defined output. See bit-3 modem control register.
RTS~	32	0	Request to send. (active low) To indicate the transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to low state. After the reset this pin will be set to high.
DTR~	33	0	Data terminal ready. (active low) To indicate that ST16C450 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a "1" at the MCR bit-0 will set the DTR~
			output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
OP1~	34	O	General purpose output. (active low) User defined output. See bit-2 of modem control register.

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
RESET	35	_	Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.
стѕ~	36	- 1	Clear to send. (active low) The CTS~ signal is a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS~ has no effect on the transmitter output.
DSR~	37	1	Data set ready. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART.
CD~	38	•	Carrier detect. (active low) A low on this pin indicates that a carrier has been detected by the modern.
RI~	39	1	Ring detect indicator. (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.
vcc	40	1	Power supply input.

PROGRAMMING TABLE

DLAB	A2	A1	A0	READ MODE	WRITE MODE
0 0 x x x x x x x 1	0 0 0 0 1 1 1 1 0	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	Receive Holding Register Interrupt Status Register Line Status Register Modem Status Register Scratchpad Register	Transmit Holding Register Interrupt Enable Register Line Control Register Modem Control Register Scratchpad Register LSB of Divisor Latch MSB of Divisor Latch

REGISTER FUNCTIONAL DESCRIPTION

TRANSMIT AND RECEIVE HOLDING REGISTER

The serial transmitter section consists of a Transmit Hold Register and Transmit Shift Register. The status of the transmit hold register is provided in the Line Status Register. Writing to this register will transfer the contents of data bus (D7-D0) to the transmit holding register whenever the transmitter holding register or transmitter shift register is empty. The transmit holding register empty flag will be set to "1" when the transmitter is empty or data is transfered to the transmit shift register. Note that a write operation should be per-

formed when the transmit holding register empty flag is set. On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RX is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RX input. Receiver status codes will be posted in the Line Status Register.

ST16C450

ST16C450 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	ВІТ-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status	transmit holding register	receive holding register
0	1	0	ISR	0	0	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	OP2~	OP1~	RTS~	DTR~
1	0	1	LSR	0	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

INTERRUPT ENABLE REGISTER (IER)

The Interrupt Enable Register (IER) masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INT output pin.

IER BIT-0:

0 = disable the receiver ready interrupt 1 = enable receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt 1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER (ISR)

The ST16C450 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register (ISR) provides the source of the interrupt in prioritized matter. During the read cycle the ST16C450 provides the highest interrupt level to be serviced by CPU, no other interrupts are acknowledged until the particular interrupt is serviced. The following are the prioritized interrupt levels:

Pric	ority	leve	el	Source of the interrupts
Р	D2	D1	D0	
1	1	1	0	LSR (Receiver Line Status Register)
2	1	0	0	RXRDY (Received Data
3	0	- 1	0	Ready) TXRDY (Transmitter Holding Register Empty)
4	0	0	0	MSR (Modern Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero.

LINE CONTROL REGISTER (LCR)

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00=5 bits word length

01 = 6 bits word length

10=7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit.

0=1 stop bit, when word length=5, 6, 7, 8 bits

1=1 and 1/2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission, receiver also checks for received parity.

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data, receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted data, receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR bit-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR bit-4=1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TX) to go low to

ST16C450

alert the communication terminal 0=normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB) 0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER (MCR)

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high 1=force DTR~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

0=set OP1~ output to high 1=set OP1~ output to low

MCR BIT -3:

0=set OP2~ output to high 1=set OP2~ output to low

MCR BIT -4:

0=normal operating mode

1=enable local loop-back mode (diagnostics). The transmitter output (TX) is set high (mark condition), the receiver input (RX) , CTS ~, DSR ~, CD ~, and RI ~ are disabled. Internally transmitter output is connected to the receiver input and DTR ~, RTS ~, OP1 ~, and OP2 ~ are connected to modem control inputs. In this mode , the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupts sources are now the lower four bits of the Modem Control Register instead of the four Modem Control inputs. The interrupts are still controlled by the IER .

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER (LSR)

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

1 = framing error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0=transmit holding register is full. ST16C450 will not accept any data for transmission

1 = transmit holding register is empty. CPU can load the next character

LSR BIT-6:

0 = transmitter holding and shift registers are full
1 = transmitter holding and shift registers are empty

LSR BIT-7:

Not used. Set to zero permanently.

MODEM STATUS REGISTER (MSR)

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the ST16C450 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR \sim input to the ST16C450 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C450 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD~ input to the ST16C450 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS~ input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the DSR~ input.

MSR BIT-6:

This bit is equivalent to OP1 in the MCR. It is the compliment of the RI \sim input.

MSR BIT-7:

This bit is equivalent to OP2 in the MCR. It is the compliment to the $CD \sim input$.

SCRATCHPAD REGISTER (SR)

ST16C450 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432MHz crystal or external clock)

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
110	1047	0.026
150	768	
300	384	
600	192	
1200	96	1
2400	48	
4800	24	
7200	16	
9600	12	
19.2K	6	
38.4K	3	
56K	2	2.86
112K	1	

ST16C450 RESET CONDITION TABLE

REGISTERS	RESET STATE
IER ISR LCR MCR LSR	IER BITS 0-7=0 ISR BIT-0=1, ISR BITS 1-7=0 LCR BITS 0-7=0 MCR BITS 0-7=0 LSR BITS 0-4=0, LSR BITS 5-6=1 LSR, BIT 7=0 MSR BITS 0-3=0, MSR BITS 4-7=input signals

SIGNALS	RESET STATE
TX	High
OP1~	High
OP2~	High
RTS~	High
DTR~	High
INT	BITS 0-3=low
	1

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V \pm 5% unless otherwise specified.

Symbol	Parameter	Parameter Limits			Units	Conditions
*:	min typ max					
					1 1	
T,	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration	60			ns	External clock
T ₃	Clock rise/fall time				"	
T ₅	Address strobe width	30			ns	
T ₆	Address setup time	30			ns	
T ₇	Address hold time	5			ns	
T ₈	Chip select setup time	25			ns	
T _s	Chip select hold time	0			ns	
T ₁₀	Chip select output delay	-		50	ns	100 pF load
- 10	from select					
T ₁₁	IOR~ to drive disable delay			35	ns	100 pF load
T ₁₂	Address hold time from IOW~	5			ns	Note: 1
T ₁₃	IOW~ delay from address	25			ns	Note: 1
T ₁₄	IOW~ delay from	10			ns	Note: 1
т	IOW~ strobe width	50			ns	
T ₁₅ T ₁₆	Chip select hold time	5			ns	Note: 1
16	from IOW~	3			115	Note. 1
T ₁₇	Write cycle delay	55			ns	
Tw	Write cycle=T ₁₅ +T ₁₇	135			ns	
T ₁₈	Data setup time	10			ns	
T ₁₉	Data hold time	25			ns	
T ₂₀	Address hold time from IOR~	0			ns	Note: 1
T ₂₁	IOR~ delay from address	10			ns	Note: 1
T ₂₂	IOR~ delay from	10			ns	Note: 1
T ₂₃	IOR~ strobe width	75			ns	
T ₂₄	Chip select hold time from	0			ns	Note: 1
T	IOR~ Read cycle delay	E0.				
T ₂₅ Tr		50			ns	
	Read cycle=T ₂₃ +T ₂₅ Delay from IOR~ to data	135		75	ns	100 pF load
T ₂₆	IOR~ to floating	0		50	ns ns	100 pF load
T ₂₇	data delay	U		50	l iis	TOU PE TOAU
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
		<u> </u>				*

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter	Limits			Units	Conditions
		min	typ	max		
RANSMI	TTER				,	
T ₃₃	Delay from initial INT reset to transmit start	8		24	, i * 7	
T ₃₄	Delay from stop to interrupt			100	ns	
T ₃₅	Delay from IOW~					
T ₃₆	Delay from initial Write to interrupt	16		24	*	
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load
MODEM	CONTROL				·	
T ₂₈	Delay from IOW~ to output		-	50	ns	100 pF load
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load
T ₃₀	Delay to reset interrupt from IOR~		~	70	ns	100 pF load
BAUD RA	ATE GENERATOR					
Ñ	Baud rate devisor	1		216-1		100
T ₄	Baud out negative edge delay			100	ns	100 pF load
T ₄	Baud out positive edge delay			100	ns	100 pF load
RECEIVI	ER				A	
T ₃₁	Delay from stop to set			1 _{Rclk}	ns	100 pF load
T ₃₂	interrupt Delay from IOR~ to reset interrupt			200	ns	100 pF load

Applicable only when AS \sim is tied low Baudout \sim cycle Note 1:

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.


Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
VILCK VIHCK VIL VIH VOL VOH ICC	Clock input low level Clock input high level Input low level Input high level Output low level Output high level Avg power supply current	-0.5 3.0 -0.5 2.2 2.4		0.6 VCC 0.8 VCC 0.4	V V V V mA	I _{OL} = 6 mA on all outputs I _{OH} = -6 mA
l _{iL} l _{CL}	Input leakage Clock leakage			±10 ±10	uA uA	

TIMING DIAGRAM

CLOCK TIMING




BAUDOUT~ TIMING




TIMING DIAGRAM

GENERAL TIMING




TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

RECEIVER TIMING



TRANSMITTER TIMING




4-

TIMING DIAGRAM

MODEM TIMING


IOR~

RI~



T29 --->

44 pin PLCC pinout



QUAD ASYNCHRONOUS RECEIVER AND TRANSMITTER

DESCRIPTION

The ST16C454 is a guad universal asynchronous receiver and transmitter with modem control signals. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C454 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES

- * Quad ST16C450
- * Pin-to-pin compatible to ST16C554
- * Modem control signals (CTS~,RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs

************ 11 CTSA~ 13 14 15 16 INTA CSA~ TXA INTO CSID~ XXW~ TXB CSB~ INTB IOR~ TXC 18 19 20 21 ST16C454C INTC 22 23 24 25 GND vcc DTVR-DTRC~ CTSB~ CTSC~

APPLICATIONS

- * Quad serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking
- * Fax
- * Terminals

ORDERING INFORMATION


Part number ST16C454CJ68 Package **PLCC**

Operating temperature 0° C to +70° C

GENERAL DESCRIPTION

The ST16C454 is an improved, quad version of the NS16450 UART with higher speed operating access time. The ST16C454 performs the parallel to serial/ serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C454 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability.

BLOCK DIAGRAM



SYMBOL DESCRIPTION

Symbol	Pin	Signal type	description
D7-D0	5-66	1/0	Bidirectional data I/O. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit of the data bus and the first serial data bit to be received or transmitted.
RX A-B RX C-D	7,29 41,63	1	Serial data input . The serial information received from MODEM or RS232 to ST16C454 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.
TX A-B TX C-D	17,19 51,53	0	Serial data output A. The serial data of channel A is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CS A-B~ CS C-D~	16,20 50,54	, L	Chip select A-D. (active low) A low at this pin will enable the UART A-D CPU data transfer operation.
XTAL1	35	I	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.
XTAL2	36	l l	Crystal input 2. See XTAL1.
IOW~	18	l	Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
CD A-B~ CD C-D~	9,27 43,61	 l	Carrier detect A-D. (active low) A low on this pin indicates that carrier has been detected by the modem.
GND GND	6,23 40,57	0	Signal and power ground.
IOR~	52	I	Read strobe. (active low) A low level on this pin will transfer the contents of the ST16C454 data bus to the CPU.
DSR A-B~ DSR C-D~	10,26 44,60	1	Data set ready A-D. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART.
RI A-B~ RI C-D~	8,28 42,62	l	Ring detect A-D indicator. (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
RTS A-B~ RTS C-D~	14,22 48,56	o	Request to send A-D. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to low state. After the reset this pin will be set to high.
CTS A-B~ CTS C-D~	11,25 45,59	See J	Clear to send A-D. (active low) The CTS~ signal s a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS~ has no effect on the transmitter output.
A2	32	1	Address line 2. To select internal registers.
A1	33	1	Address line 1. To select internal registers.
A0	34	1	Address line 0. To select internal registers.
INT A-B INT C-D	15,21 49,55	0	Interrupt output A-D. (active high) This pin goes high (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected on UART A-D.
DTR A-B ~ DTR C-D ~	12,24 46,58	0	Data terminal ready A-D. (active low) To indicate that ST16C454 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a "1" at the MCR bit-0 will set the DTR ~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
RESET	37	ı	Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.
vcc	13,30 47,64	1	Power supply input.
	3 2 - 2		
	7.4%.		
		e de Lejaro († 184) Lejaro Lejaro († 184)	

PROGRAMMING TABLE

DLAB	A2	A1	A0	READ MODE	WRITE MODE
0	0	0	0	Receive Holding Register	Transmit Holding Register
0	0	0	1	ů ů	Interrupt Enable Register
X	0	1	0	Interrupt Status Register	
X	0	1	1		Line Control Register
X	1	0	0		Modem Control Register
X	1	0	1	Line Status Register	G
x	1	1	0	Modem Status Register	
X	1	1	1	Scratchpad Register	Scratchpad Register
1	0	0	0		LSB of Divisor Latch
1	0	0	1		MSB of Divisor Latch
	1	1			

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A-D

The serial transmitter section consists of a Transmit Hold Register A-D and Transmit Shift Register A-D. The status of the transmit hold register is provided in the Line Status Register A-D. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A-D whenever the transmitter holding register A-D or transmitter shift register A-D is empty. The transmit holding register empty A-D flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A-D. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RX A-D is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RX A-D input. Receiver status codes will be posted in the Line Status Register A-D.

PROGRAMMABLE BAUD RATE GENERATOR

The ST16C454 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-16 MHz and dividing it by any divisor from 2 to 2 16 -1. Customize Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of baud rate generator.

INTERRUPT ENABLE REGISTER A-D

The Interrupt Enable Register A-D masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INT A-D output pin.

IER BIT-0:

0 = disable the receiver ready interrupt 1 = enable the receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt 1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A-D

The ST16C454 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A-D provides the source of the interrupt in prioritized manner. During the read cycle, the ST16C454 provides the highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

Pri	iorit	y le	vel	Source of the interrupts
Р	D2	D1	D0	
1	0	0	0	LSR A-D (Receiver Line Status Register)
2	0	0	0	RXRDY A-D (Received Data Ready)
3	0	0	0	TXRDY A-D (Transmitter holding register empty)
4	0	0	0 ,	MSR A-D (Modem Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero.

LINE CONTROL REGISTER A-D

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00=5 bits word length

01 = 6 bits word length

10=7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit. 0=1 stop bit, when word length=5, 6, 7, 8 bits 1=1 and 1/2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

1=2 stop bits, word length=6, 7, 6 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted data; receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5 = 1 and LCR BIT-4 = 1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TX A-D) to go low to alert the communication terminal

0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB). 0=normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A-D

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high 1=force DTR~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

x=not used

MCR BIT -3:

0 = Disable the INT output 1 = Enable the INT output

MCR BIT -4:

0 = normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TX A-D) is set high (Mark condition), the Receiver inputs (RX A-D , CTS A-D \sim , DSR A-D \sim , CD A-D \sim , and RI A-D \sim) are disabled. Internally, the transmitter output is connected to the receiver input and DTR A-D \sim , RTS A-D \sim and OP A-D \sim are connected to modem control inputs. In this mode , the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IER A-D.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A-D

This register provides the status of data transfer to CPU.

LSR BIT-0:

0=no data in receive holding register 1=a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

 $1\!=\!\text{framing}$ error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0 = transmit holding register is full; ST16C454 will not accept any data for transmission

1 = transmit holding register is empty; CPU can load the next character

LSR BIT-6:

0=transmitter holding and shift registers are full 1=transmitter holding and shift registers are empty

LSR BIT-7:

This bit is not used and is set to zero.

MODEM STATUS REGISTER A-D

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the ST16C454 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST16C454 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C454 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD \sim input to the ST16C454 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS~ input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the $DSR \sim input$.

MSR BIT-6:

This bit is equivalent to ST16C450-OP1 in the MCR. It is the compliment of the RI \sim input.

MSR BIT-7:

This bit is equivalent to ST16C450-OP2 in the MCR. It is the compliment to the CD \sim input.

SCRATCHPAD REGISTER A-D

ST16C454 provides a temporary data register to store 8 bits of information for variable use.

ST16C454 EXTERNAL RESET CONDITION

REGIISTERS RESET STATE	
ISR A-D BIT-0=1, BIT-7=0 LCR A-D BITS 0-7=0	
MCR A-D BITS 0-7=0 LSR A-D BITS 0-4=0, BITS 5-6=1, BIT-7= MSR A-D BITS 0-3=0, BITS 4-7=input signal	=0

SIGNALS	RESET STATE
TX A-D	High
OP A-D~	High
RTS A-D~	High
DTR A-D~	High

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
150	768	
300	384	
600	192	
1200	96	
2400	48	
4800	24	100
7200	16	
9600	12	
19.2	6	
38.4K	3	
56K	2	2.86
112K	1	
1	í ·	I

BAUD RATE GENERATOR PROGRAMMING TABLE (7.372 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
200	2304	
300	1536	1
600	768	
1200	384	-
2400	192	s a fire s
4800	96	
9600	48	
19.2K	24	
28.8K	16	
38.4K	12	
76.8K	6	
153.6K	3	
224K	2	2.86
448K	1	

ST16C454 ACCESSIBLE REGISTERS

A2	A 1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status	transmit holding register	receive holding register
0	1	0	ISR	0	0	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	OP2~	OP1~	RTS~	DTR~
1	0	1	LSR	0	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V \pm 5% unless otherwise specified.

Symbol	Parameter	Limits			Units	Conditions
		min	typ	max		
Т,	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration	60			ns	External clock
T ₃	Clock rise/fall time					
T ₁₂	Address hold time from IOW~	5			ns	
T ₁₃	IOW~ delay from	25			ns	
_	address					
T ₁₄	IOW~ delay from chip select	10			ns	
T ₁₅	IOW~ strobe width	50			ns	
T ₁₆	Chip select hold time from IOW~	5	,		ns	
T ₁₇	Write cycle delay	55			ns	
Tw	Write cycle=T ₁₅ +T ₁₇	135		, i	ns	e de la companya de
T ₁₈	Data setup time	10			ns	
T ₁₉	Data hold time	25			ns	
T ₂₀	Address hold time from IOR~	0			ns	
T ₂₁	IOR~ delay from address	10			ns	
T ₂₂	IOR~ delay from chip select	10			ns	
T ₂₃	IOR~ strobe width	75			ns	
T ₂₄	Chip select hold time from IOR~	0			ns	
T ₂₅	Read cycle delay	50			ns	
Tr	Read cycle = T ₂₃ +T ₂₅	135			ns	
T ₂₆	Delay from IOR~ to data			75	ns	100 pF load
T ₂₇	IOR~ to floating data delay	0	· .	50	ns	100 pF load
				* · · · · · · · · · · · · · · · · · · ·		
					and the same of	

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions				
		min	typ	max						
TRANSMI	TTER				,					
T ₃₃	Delay from initial INT reset to transmit start	8		24	e *	en de la companya de				
T ₃₄	Delay from stop to interrupt			100	ns					
T ₃₅	Delay from IOW~ to reset interrupt					e v				
Т _{зе}	Delay from initial Write to interrupt	16		24	*					
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load				
MODEM	CONTROL		·							
T ₂₈	Delay from IOW~ to output		-	50	ns	100 pF load				
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load				
T ₃₀	Delay to reset interrupt from IOR~			70	ns	100 pF load				
RECEIVI	RECEIVER									
T ₃₁	Delay from stop to set interrupt			1 _{Rcik}	ns	100 pF load				
T ₃₂	Delay from IOR~ to reset interrupt			200	ns	100 pF load				

Baudout~ cycle

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.


Symbol	Parameter		Limits		Units	Conditions		
		min	typ	max		Hadrid Color (1987)		
V _{ILCK}	Clock input low level Clock input high level	-0.5 3.0		0.6 VCC	V			
VIHCK VIL VIH	Input low level	-0.5 2.2		0.8 VCC	V	The state of the s		
V _{OL}	Output low level Output high level	2.4		0.4	V	I _{OL} = 6 mA on all outputs		
V _{OH} I _∞	Avg power supply	2.4		6	mA	I _{OH} = -6 mA		
I _{IL}	current Input leakage Clock leakage			±10 ±10	uA uA			
I'CL	Olock leanage							

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

MODEM TIMING




TIMING DIAGRAM

RECEIVER TIMING



TRANSMITTER TIMING



UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER WITH FIFOs

DESCRIPTION

The ST16C550 is a universal asynchronous receiver and transmitter with FIFO and modem control signals. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C550 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES


- *Pin to pin and functional compatible to NS16550, VL16C550, WD16C550
- *16 byte transmit FIFO
- *16 byte receive FIFO with error flags
- *Modem control signals (CTS~, RTS~, DSR~, DTR~, RI~, CD~)
- *Programmable character lengths (5, 6, 7, 8)
- *Even, odd, or no parity bit generation and detection
- *Status report register
- *Independent transmit and receive control
- *TTL compatible inputs, outputs
- *Software compatible with INS8250, NS16C450
- *448 kHz transmit/receive operation with 7.372 MHz crystal or external clock source

APPLICATIONS

- * Serial receiver or transmitter
- * Serial to parallel/parallel to serial converter
- * Modem handshaking
- * IBM PS/2 serial port
- * Fax

ORDERING INFORMATION


Part number	Package	Operating temperature
ST16C550CP40	Plastic	0° C to + 70° C
ST16C550C-144	PLCC	0° C to + 70° C



GENERAL DESCRIPTION

The ST16C550 is an improved version of the NS16C550 UART with higher operating speed and lower access time. The ST16C550 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Included is complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. On board 16 byte (plus 3 bits of error data per byte in the RX-FIFO) FIFO and two DMA signaling functions are designed to minimize system overhead and maximize system efficiency. The ST16C550 provides internal loop-back capability for on board diagnostic testing.

BLOCK DIAGRAM



SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
D0-D7	1-8	1/0	Bidirectional data bus. Eight bit, three state data bus to transfer information to or from the CPU. Do is the least significant bit of the data bus and the first serial data bit to be received or transmitted.
RCLK	9	I	Receive clock input. The external clock input to the ST16C550 received section.
RX	10		Serial data input. The serial information (data) received from MODEN or RS232 to ST16C550 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.
тх	11	0	Serial data output. The serial data is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CS0	12	l	Chip select 1. (active high) A high at this pin (while $CS1=1$ and $CS2\sim=0$) will enable the UART / CPU data transfer operation.
CS1	13] :	Chip select 2. (active high) A high at this pin (while CS0=1 and CS2 \sim =0) will enable the UART / CPU data transfer operation.
CS2~	14	1	Chip select 3. (active low) A low at this pin (while CS0 = 1 and CS1 = 1) will enable the UART / CPU data transfer operation.
BAUDOUT~	15	0	Baud rate generator clock output. This output provides the 16x clock of the internal selected baud rate.
XTAL1	16	l	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.
XTAL2	17		Crystal input 2. See XTAL1.
IOW~	18	1	Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
IOW	19	I'	Write strobe. (active high) Same as IOW \sim , but uses active high input Note that only an active IOW \sim or IOW input is required to transfer data from CPU to ST16C550 during write operation (while CS0=1, CS1=1 and CS2 \sim =0). The unused pin should be tied to VCC or GND (IOW=GND or IOW \sim =VCC).

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
GND	20	0	Signal and power ground.
IOR~	21		I/O read strobe. (active low) A low level on this pin (while CS0=1, CS1=1 and CS2 \sim =0) will transfer the contents of the ST16C550 data bus to the CPU.
IOR	22	l	Read strobe. (active high) Same as IOR \sim , but uses active high input. Note that only an active IOR \sim or IOR input is required to transfer data from ST16C550 to CPU during read operation (while CS0=1, CS1=1 and CS2 \sim =0). The unused pin should be tied to VCC or GND (IOR=GND or IOR \sim =VCC).
DDIS~	23	0	Drive disable. (active low) This pin goes low when the CPU is reading data from the ST16C550 to disable the external transceiver or logics.
TXRDY~	24	0	Transmit ready. (active low) This pin goes low when the transmit FIFO of the ST16C550 is full. It can be used as a single or multi-transfer DMA.
AS~	25		Address strobe. (active low) A low on this pin will latch the state of the chip selects and addressed register (A2-A0). This input is used when signals are not stable for the duration of a read or write operation. If not required, tie the AS ~ input permanently low.
A2	26	1	Address line 2. To select internal registers.
A1	27	1	Address line 1. To select internal registers.
A0	28	1	Address line 0. To select internal registers.
RXRDY~	29	0	Receive ready. (active low) This pin goes low when the receive FIFO is full. It can be used as a single or multi-transfer DMA.
INT	30	0	Interrupt output. (active high) This pin goes high (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty, or modem status condition flag is detected.
OP2~	31	0	General purpose output. (active low) User defined output. See bit-3 modem control register.
RTS~	32	0	Request to send. (active low) To indicate that the transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to a low state. After the reset this pin will be set to high.

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
DTR~	33	0	Data terminal ready. (active low) To indicate that ST16C550 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a "1" at the MCR bit-0 will set the DTR \sim output to low. This pin will be set to high state after writing a "0" to that register or after the reset .
OP1~	34	0	General purpose output. (active low) User defined output. See bit-2 of modem control register.
RESET	35		Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.
CTS~	36		Clear to send. (active low) The CTS~ signal is a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS~ has no effect on the transmitter output.
DSR~	37	1	Data set ready. (active low) A low on this pin indicates the MODEM is ready to exchange data with UART.
CD~	38	, . 1	Carrier detect. (active low) A low on this pin indicates the carrier has been detected by the modem.
RI~	39		Ring detect indicator. (active low) A low on this pin indicates the modem has received a ringing signal from telephone line.
vcc	40	1	Power supply input.

PROGRAMMING TABLE

DLAB	A2	A1	A0	READ MODE	WRITE MODE
0	0	0	0	Receive Holding Register	Transmit Holding Register
0	0	o	1	a source receiving regions.	Interrupt Enable Register
X	0	1	0	Interrupt Status Register	FIFO Control Register
×	0	1	1		Line Control Register
X	1	0	0		Modem Control Register
x	1 1	0	1	Line Status Register	
x	1	1	0	Modem Status Register	
X	1	1	1	Scratchpad Register	Scratchpad Register
1	0	0	0		LSB of Divisor Latch
1	0	0	1		MSB of Divisor Latch

ST16C550 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0	1	0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0	1	0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	OP2~	OP1~	RTS~	DTR~
1	0	1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	стѕ	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER

The serial transmitter section consists of a Transmit Hold Register (THR) and Transmit Shift Register (TSR). The status of the transmit hold register is provided in the Line Status Register (LSR). Writing to this register will transfer the contents of data bus (D7-D0) to the Transmit holding register whenever the transmitter holding register or transmitter shift register is empty. The transmit holding register empty flag will be set to "1" when the transmitter is empty or data is transfered to the transmit shift register. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the SIN is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the SIN input. Receiver status codes will be posted in the Line Status Register.

FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

- A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
- B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
- C) The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST16C550 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

- A) LSR BIT-0 will be set as long as there is one byte in the receive FIFO.
- B) LSR BIT4-1 will specify which error(s) has occurred.
- C) LSR BIT-5 will indicate when the transmit FIFO is

empty.

- D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.
- E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

PROGRAMMABLE BAUD RATE GENERATOR

The ST16C550 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-16 MHz and dividing it by any divisor from 2 to 2^{18} -1. The output frequency of the Baudout \sim is equal to 16X of transmission baud rate (Baudout \sim = 16 x Baud Rate). Customize Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of baud rate generator.

INTERRUPT ENABLE REGISTER (IER)

The Interrupt Enable Register (IER) masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INT output pin.

IER BIT-0:

0 = disable the receiver ready interrupt. 1 = enable the receiver ready interrupt.

IER BIT-1:

0 = disable the transmitter empty interrupt. 1 = enable the transmitter empty interrupt.

IER BIT-2:

0 = disable the receiver line status interrupt. 1 = enable the receiver line status interrupt.

IER BIT-3:

0 = disable the modem status register interrupt. 1 = enable the modem status register interrupt.

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER (ISR)

The ST16C550 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register (ISR) provides the source of the interrupt in prioritized matter. During the read cycle the ST16C550 provides the highest interrupt level to be serviced by CPU. No other interrupts are acknowledged until the particular interrupt is serviced. The following are the prioritized interrupt levels:

Priority level				Source of the interrupts
Р	D2 D1 D0			
1	1	1	0	LSR (Receiver Line Status Register)
2	1	0	0	RXRDY (Received Data Ready)
3	0	0	0	TXRDY(Transmitter Holding Reg- ister Empty)
4	0	0	0	MSR (Modem Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.

1 = no interrupt pending.

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero in ST16C450 mode. BIT 6-7: are set to "1" in ST16C550 mode.

FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signalling.

FCR BIT-0:

0 = Disable the transmit and receive FIFO.

1 = Enable the transmit and receive FIFO.

FCR BIT-1:

0 = No change.

1 = Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-2:

0 = No change.

1 = Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-3:

0 = No change.

1 = Changes RXRDY and TXRDY pins from mode "0" to mode "1".

FCR BIT 4-5:

Not used.

FCR BIT 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
0	1	04
1	0	08
1	1	14

LINE CONTROL REGISTER (LCR)

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

BIT-1	BIT-0	Word length
0	0	5
0	1	6
1	0	7
1	1	8

LCR BIT-2:

The number of stop bits can be specified by this bit.

BIT-2	World length	Stop bit(s)
0	5,6,7,8	1
1	5	1-1/2
1	6,7,8	2

LCR BIT-3:

Parity or no parity can be selected via this bit.

0 = no parity

1 = a parity bit is generated during the transmission, receiver also checks for received parity.

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

 $0\!=\!\text{ODD}$ parity is generated by forcing an odd number of 1's in the transmitted data, receiver also checks for same format.

1 = EVEN parity bit is generated by forcing an even the number of 1's in the transmitted data, receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR BIT-4=1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit. It causes a break condition to be

transmitted (the TX is forced to low state).

0 = normal operating condition.

1 = forces the transmitter output (TX) to go low to alert the communication terminal.

LCR BIT-7:

The internal baud rate counter latch enable(DLAB). 0 = normal operation.

1 = select divisor latch register.

MODEM CONTROL REGISTER (MCR)

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high. 1=force DTR~ output to low.

MCR BIT-1:

0=force RTS~ output to high. 1=force RTS~ output to low.

MCR BIT-2:

0=set OP1~ output to high. 1=set OP1~ output to low.

MCR BIT-3:

0=set OP2~ output to high. 1=set OP2~ output to low.

MCR BIT-4:

0 = normal operating mode.

1=enable local loop-back mode (diagnostics). The transmitter output (TX) is set high (Mark condition), the receiver input (RX) , CTS ~, DSR ~, CD ~, and RI ~ are disabled. Internally the transmitter output is connected to the receiver input and DTR ~, RTS ~, OP1 ~ and OP2 ~ are connected to modem control inputs. In this mode , the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupts sources are now the lower four bits of the Modem Control Register instead of the four Modem Control inputs. The interrupts are still controlled by the IER .

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER (LSR)

This register provides the status of data transfer to CPU.

LSR BIT-0:

0=no data in receive holding register or FIFO. 1=data has been received and saved in the receive holding register or FIFO.

LSR BIT-1:

0 = no overrun error (normal).

1 = overrun error, next character arrived before receive holding register was emptied or if FIFOs are enabled, an overrun error will occur only after the FIFO is full and the next character has been completely received in the shift register. Note that character in the shift register is overwritten, but it is not transferred to the FIFO.

LSR BIT-2:

0 = no parity error (normal).

1 = parity error, received data does not have correct parity information. In the FIFO mode this error is associated with the character at the top of the FIFO.

LSR BIT-3:

0 = no framing error (normal).

1 = framing error received, received data did not have a valid stop bit. In the FIFO mode this error is associated with the character at the top of the FIFO.

LSR BIT-4:

0 = no break condition (normal).

1 = receiver received a break signal (RX was low for one character time frame). In FIFO mode, only one zero character is loaded into the FIFO.

LSR BIT-5:

 $0\!=\!transmit$ holding register is full. ST16C550 will not accept any data for transmission.

 $1\!=\!transmit$ holding register (or FIFO) is empty. CPU can load the next character.

LSR BIT-6:

0=transmitter holding and shift registers are full.
1=transmitter holding and shift registers are empty. In FIFO mode this bit is set to one whenever the transmitter FIFO and transmit shift register are empty.

LSR BIT-7:

0 = Normal.

1 = At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read

MODEM STATUS REGISTER (MSR)

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the ST16C550 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST16C550 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C550 has changed from a low to a high state.

MSR BIT-3:

MSR BIT-4:

This bit is equivalent to RTS in the MCR during local loop-back mode. It is the compliment of the CTS~ input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR during local loop-back mode. It is the compliment of the DSR~ input.

MSR BIT-6:

This bit is equivalent to OP1 in the MCR during local loop-back mode. It is the compliment of the RI ~ input.

MSR BIT-7:

This bit is equivalent to OP2 in the MCR during local loop-back mode. It is the compliment to the CD ~ input.

Note: Whenever MSR BIT3-0: is set to logic "1", a MODEM Status Interrupt is generated.

SCRATCHPAD REGISTER (SR)

ST16C550 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

16 x CLOCK DIVISOR	% ERROR
2304	
	0.026
857	0.058
768	
384	
192	:
96	
48	e .
32	
24	
16	
12	
6	
3	
2	2.86
1	
	2304 1536 1047 857 768 384 192 96 48 32 24 16 12 6 3

ST16C550 EXTERNAL RESET CONDITION

RESET STATE
IER BITS 0-7=0
ISR BIT-0=1, ISR BITS 1-7=0
LCR BITS 0-7=0
MCR BITS 0-7=0
LSR BITS 0-4=0,
LSR BITS 5-6=1 LSR, BIT 7=0
MSR BITS 0-3=0,
MSR BITS 4-7=input signals
FCR BITS 0-7=0

SIGNALS	RESET STATE
TX OP1~ OP2~ RTS~ DTR~ INT RXRDY~ TXRDY~	High High High High BITS 0-3=low High High

AC ELECTRICAL CHARACTERISTICS

 $T_A=25^{\circ}$ C, $V_{CC}=5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter	Limits			Units	Conditions	
		min	typ	max			
		100					
Τ,	Clock high pulse duration	60			ns		
T ₂	Clock low pulse duration	60			ns	External clock	
T ₃	Clock rise/fall time				1		
T ₅	Address strobe width	30			ns		
T ₆	Address setup time	30			ns		
Τ,	Address hold time	5			ns		
T ₈	Chip select setup time	25			ns		
T ₉	Chip select hold time	0			ns		
T ₁₁	IOR~ to drive disable delay	17		35	ns	100 pF load	
T ₁₂	Address hold time from IOW~	5			ns	Note: 1	
T ₁₃	IOW~ delay from address	25			ns	Note: 1	
T ₁₄	IOW~ delay from chip select	10			ns	Note: 1	
T ₁₅	IOW~ strobe width	50			ns		
T ₁₆	Chip select hold time from IOW~	5			ns	Note: 1	
T ₁₇	Write cycle delay	55			ns		
Tw	Write cycle=T ₁₅ +T ₁₇	135			ns		
T ₁₈	Data setup time	10			ns		
T ₁₉	Data hold time	25			l ns		
T ₂₀	Address hold time from IOR~	0			ns	Note: 1	
T ₂₁	IOR~ delay from address	10			ns	Note: 1	
T ₂₂	IOR~ delay from chip select	10			ns	Note: 1	
T ₂₃	IOR~ strobe width	75			ns		
T ₂₄	Chip select hold time from IOR~	0		2	ns ns	Note: 1	
T ₂₅	Read cycle delay	50			ns		
Tr	Read cycle=T ₂₃ +T ₂₅	135		-	ns		
T ₂₆	Delay from IOR~ to data			75	ns	100 pF load	
T ₂₇	IOR~ to floating data delay	0		50	ns	100 pF load	
				-			

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ} C$, $V_{CC} = 5.0 V \pm 5\%$ unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions					
		typ	max								
TRANSMIT	RANSMITTER										
T ₃₃	Delay from initial INT reset to transmit start	8		24	*						
T ₃₄	Delay from stop to interrupt			100	ns						
T ₃₅	Delay from IOW~ to reset interrupt										
T ₃₆	Delay from initial Write to interrupt	16	MA v r	24	*						
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load					
MODEM	CONTROL										
T ₂₈	Delay from IOW~ to output			50	ns	100 pF load					
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load					
T ₃₀	Delay to reset interrupt from IOR~		:	70	ns	100 pF load					
BAUD R	ATE GENERATOR										
N T ₄	Baud rate devisor Baud out negative	1		2 ¹⁸ -1	ns	100 pF load					
,	edge delay Baud out positive										
T ₄	edge delay			100	ns	100 pF load					
RECEIV	ER										
T ₃₁	Delay from stop to set interrupt			1 _{Rclk}	ns	100 pF load					
T ₃₂	Delay from IOR~ to reset interrupt			200	ns	100 pF load					

Note 1: Applicable only when AS \sim is tied low Baudout \sim cycle

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ} \text{ C}$, $V_{CC} = 5.0 \text{ V} \pm 5\%$ unless otherwise specified.


Symbol	Parameter	Limits			Units	Conditions	
		min	typ	max		go Astronomical Control of the Contr	
V _{ILCK}	Clock input low level Clock input high level	-0.5 3.0		0.6 VCC	V		
V _{IHCK}	Input low level	-0.5		0.8	v		
V _{IL} V _{IH}	Input high level Output low level	2.2		VCC 0.4	V	I _{OL} = 6 mA on all outputs	
V _{OL} V _{OH}	Output high level	2.4			v	I _{OH} = -6 mA	
l _∞	Avg power supply current			6	mA .		
l _{iL}	Input leakage			±10	uA		
I _{CL}	Clock leakage			±10	uA		

TIMING DIAGRAM

CLOCK TIMING




BAUDOUT~ TIMING




TIMING DIAGRAM

GENERAL TIMING




TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

RECEIVER TIMING




TRANSMITTER TIMING




TIMING DIAGRAM

MODEM TIMING



44 Pin PLCC pinout



QUAD ASYNCHRONOUS RECEIVER AND TRANSMITTER WITH FIFO

DESCRIPTION

The ST16C554 is a quad universal asynchronous receiver and transmitter with FIFO and modem control signals. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C554 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES

- * Quad ST16C550
- * 16 byte transmit FIFO
- * 16 byte receive FIFO with error flags
- * Modem control signals (CTS~,RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * 448 kHz transmit/receive operation with 7.372 MHz external clock source

CTSA 11 60 CTSD-DTRA 13 DTDOvcc 57 CMD 14 R790-56 15 IMTA Dem CSA-16 CSD~ TYA 17 63 TYD 52 юw-18 19 20 21 ST16C554CJ IOR~ 51 50 49 TXB TYC CSB~ CSC~ INTB DITC 22 RTSC-GND 23 vcc 24 46 DTRC~ DTRB-25 45 CTSC~ CTSB-44 DSRC~ CTALL CTALL

APPLICATIONS

- * Quad serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking
- * Fax
- * Terminals


ORDERING INFORMATION

 $\begin{array}{cccc} \textbf{Part number} & \textbf{Package} & \textbf{Operating temperature} \\ \textbf{ST16C554CJ68} & \textbf{PLCC} & \textbf{0°C to} + 70°\textbf{C} \\ \end{array}$

GENERAL DESCRIPTION

The ST16C554 is an improved, quad version of the NS16550 UART with higher speed operating access time. The ST16C554 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C554 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability.

BLOCK DIAGRAM



Symbol	Pin	Signal type	description
D7-D0	5-66	1/0	Bidirectional data I/O. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit of the data bus and the first serial data bit to be received or transmitted.
RX A-B RX C-D	7,29 41,63	1	Serial data input. The serial information received from MODEM or RS232 to ST16C554 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.
TX A-B TX C-D	17,19 51,53	0	Serial data output A. The serial data of channel A is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CS A-B~ CS C-D~	16,20 50,54	l	Chip select A-D. (active low) A low at this pin will enable the UART A-D CPU data transfer operation.
XTAL1	35	I	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.
XTAL2	36	1	Crystal input 2. See XTAL1.
IOW~	18	1	Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
CD A-B~ CD C-D~	9,27 43,61	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Carrier detect A-D. (active low) A low on this pin indicates that carrier has been detected by the modem.
GND GND	6,23 40,57	0	Signal and power ground.
IOR~	52	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Read strobe. (active low) A low level on this pin will transfer the contents of the ST16C554 data bus to the CPU.
DSR A-B~ DSR C-D~	10,26 44,60	1	Data set ready A-D. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART.
RI A-B~ RI C-D~	8,28 42,62	l	Ring detect A-D indicator. (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.

Symbol	Pin	Signal type	Pin description
RTS A-B~ RTS C-D~	14,22 48,56	0	Request to send A-D. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to low state. After the reset this pin will be set to high.
CTS A-B~ CTS C-D~	11,25 45,59	e grande de la composition della composition del	Clear to send A-D. (active low) The CTS~ signal s a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS~ has no effect on the transmitter output.
A2	32	l l	Address line 2. To select internal registers.
A1	33	1	Address line 1. To select internal registers.
A0	34	1	Address line 0. To select internal registers.
INT A-B INT C-D	15,21 49,55	0	Interrupt output A-D. (active high) This pin goes high (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected on UART A-D.
DTR A-B~ DTR C-D~	12,24 46,58	o	Data terminal ready A-D. (active low) To indicate that ST16C554 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a "1" at the MCR bit-0 will set the DTR ~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
RESET	37	1	Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.
VCC VCC	13,30 47,64	I	Power supply input.
TXRDY~	39	0	Transmit ready (active low). This pin goes low when the transmit FIFO of the ST16C554 (any one) is full. It can be used as a single or multi-transfer DMA.
RXRDY~	38	0	Receive ready (active low). This pin goes low when the receive FIFO of the ST16C554 is full. It can be used as a single or multi-transfer DMA.
: :			

PROGRAMMING TABLE

DLAB	A2	A1	A0	READ MODE	WRITE MODE
0	0	0	0	Receive Holding Register	Transmit Holding Register
0	0	0	1		Interrupt Enable Register
X	0	1	0	Interrupt Status Register	FIFO Control Register
X	0	1	1	e i Av	Line Control Register
X	1	0	0		Modem Control Register
X	1.	0	1	Line Status Register	
X	1	1	0	Modem Status Register	
X	1	1	1	Scratchpad Register	Scratchpad Register
1	0	0	0	, , , , , , , , , , , , , , , , , , ,	LSB of Divisor Latch
1	0	0	1		MSB of Divisor Latch

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A-D

The serial transmitter section consists of a Transmit Hold Register A-D and Transmit Shift Register A-D. The status of the transmit hold register is provided in the Line Status Register A-D. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A-D whenever the transmitter holding register A-D or transmitter shift register A-D is empty. The transmit holding register empty A-D flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A-D. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RX A-D is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RX A-D input. Receiver status codes will be posted in the Line Status Register A-D.

FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.

B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.

C) The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST16C554 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

- A) LSR BIT-0 will be set as long as there is one byte in the receive FIFO.
- B) LSR BIT4-1 will specify which error(s) has occurred.
- C) LSR BIT-5 will indicate when the transmit FIFO is empty.
- D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.
- E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

PROGRAMMABLE BAUD RATE GENERATOR

INTERRUPT ENABLE REGISTER A-D

The Interrupt Enable Register A-D masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INT A-D output pin.

IER BIT-0:

0 = disable the receiver ready interrupt

1 = enable the receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt

1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt

1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt

1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A-D

The ST16C554 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A-D provides the source of the interrupt in prioritized manner. During the read cycle, the ST16C554 provides the highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

Pr	iorit	y le	vel	Source of the interrupts
Р	D2	D1	D0	
1	0	0	0	LSR A-D (Receiver Line Status Register)
2	0	0	0	RXRDY A-D (Received Data Ready)
3	0	0	0	TXRDY A-D (Transmitter holding
4	0	0	0	register empty) MSR A-D (Modem Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero in ST16C450 mode. BIT 6-7: are set to "1" in ST16C550 mode.

FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signalling.

FCR BIT-0:

0 = Disable the transmit and receive FIFO.

1 = Enable the transmit and receive FIFO.

FCR BIT-1:

0 = No change.

1 = Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-2:

0=No change.

1 = Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-3:

0 = No change.

1 = Changes RXRDY and TXRDY pins from mode "0" to mode "1".

FCR BIT 4-5:

Not used.

FCR BIT 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
0	1	04
1	0	08
1	1	14

LINE CONTROL REGISTER A-D

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00 = 5 bits word length

01 = 6 bits word length

10=7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit.

0=1 stop bit, when word length=5, 6, 7, 8 bits

1=1 and 1/2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted data; receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR BIT-4=1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TX A-D) to go low to alert the communication terminal

0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB).

0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A-D

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high

1 = force DTR~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

x=not used

MCR BIT -3:

0 = Disable the INT output 1 = Enable the INT output

MCR BIT -4:

0 = normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TX A-D) is set high (Mark condition), the Receiver inputs (RX A-D, CTS A-D~, DSR A-D~, CD A-D~, and RI A-D~) are disabled. Internally, the transmitter output is connected to the receiver input and DTR A-D~, RTS A-D~ and OP A-D~ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IER A-D.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A-D

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

1 = framing error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0=transmit holding register is full; ST16C554 will not accept any data for transmission

1=transmit holding register is empty; CPU can load the next character

LSR BIT-6:

0=transmitter holding and shift registers are full 1=transmitter holding and shift registers are empty

LSR BIT-7:

0 = Normal

1 = At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read.

MODEM STATUS REGISTER A-D

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the ST16C554 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST16C554 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C554 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD~ input to the ST16C554 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS~ input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the DSR \sim input.

MSR BIT-6:

This bit is equivalent to ST16C550-OP1 in the MCR. It is the compliment of the RI \sim input.

MSR BIT-7:

This bit is equivalent to ST16C550-OP2 in the MCR. It is the compliment to the CD \sim input.

SCRATCHPAD REGISTER A-D

ST16C554 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
150	768	
300	384	·
600	192	
1200	96	
2400	48	
4800	24	
7200	16	
9600	12	
19.2	6	
38.4K	3	-
56K	2	2.86
112K	1	* * * * * * * * * * * * * * * * * * *

ST16C554 EXTERNAL RESET CONDITION

REGIISTERS	RESET STATE
IER A-D ISR A-D LCR A-D MCR A-D LSR A-D MSR A-D	BITS 0-7=0 BIT-0=1, BIT-7=0 BITS 0-7=0 BITS 0-7=0 BITS 0-4=0, BITS 5-6=1, BIT-7=0 BITS 0-3=0, BITS 4-7=input signals

SIGNALS	RESET STATE
TX A-D	High
OP A-D~	High
RTS A-D~	High
DTR A-D~	High

BAUD RATE GENERATOR PROGRAMMING TABLE (7.372 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
200	2304	
300	1536	
600	768	
1200	384	
2400	192	
4800	96	
9600	48	
19.2K	24	
28.8K	16	
38.4K	12	
76.8K	6	
153.6K	3	
224K	2	2.86
448K	1	

ST16C554 ACCESSIBLE REGISTERS

A2	Α1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0	1	0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0	1	0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	INT enable	OP1~	RTS~	DTR~
1	0	1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V \pm 5% unless otherwise specified.

Symbol	Parameter	Limits			Units	Conditions	
		min	typ	max			
					1 1		
т,	Clock high pulse duration	60			ns		
T ₂	Clock low pulse duration	60			ns	External clock	
T ₃	Clock rise/fall time						
T ₁₂	Address hold time from IOW~	5			ns		
T ₁₃	IOW~ delay from	25			ns		
_	address	4.0		-			
T ₁₄	IOW~ delay from chip select	10			ns		
T ₁₅	IOW~ strobe width	50			ns		
T ₁₆	Chip select hold time from IOW~	5			ns		
T ₁₇	Write cycle delay	55			ns		
Tw	Write cycle=T ₁₅ +T ₁₇	135			ns		
T ₁₈	Data setup time	10			ns		
T ₁₉	Data hold time	25	ľ		ns		
T ₂₀	Address hold time from IOR~	0			ns		
T ₂₁	IOR~ delay from address	10			ns		
T ₂₂	IOR~ delay from chip select	10			ns		
T ₂₃	IOR~ strobe width	75		4	ns		
T ₂₄	Chip select hold time from IOR~	0			ns		
T ₂₅	Read cycle delay	50			ns		
Tr	Read cycle = T ₂₃ + T ₂₅	135			ns		
T ₂₆	Delay from IOR~ to data			75	ns	100 pF load	
T ₂₇	IOR~ to floating	0		50	ns	100 pF load	
21	data delay					• • • • • • • • • • • • • • • • • • •	
				-			

AC ELECTRICAL CHARACTERISTICS

 $T_{\bullet} = 25^{\circ} \text{ C}$. $V_{\circ \circ} = 5.0 \text{ V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
-		min	typ	max		
RANSMI"	TTER					
T ₃₃	Delay from initial INT reset to transmit start	8		24	*	
T ₃₄	Delay from stop to interrupt			100	ns	
T ₃₅	Delay from IOW~ to reset interrupt				_	
T ₃₆	Delay from initial Write to interrupt	16		24	*	land the second
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load
MODEM	CONTROL					
T ₂₈	Delay from IOW~ to output			50	ns	100 pF load
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load
T ₃₀	Delay to reset interrupt from IOR~			70	ns	100 pF load
RECEIVI	ER					
T ₃₁	Delay from stop to set interrupt			1 _{Rclk}	ns	100 pF load
T ₃₂	Delay from IOR~ to			200	ns	100 pF load

Baudout~ cycle

reset interrupt

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ} \text{ C}$, $V_{CC} = 5.0 \text{ V} \pm 5\%$ unless otherwise specified.


Symbol	Parameter Limits				Units	Conditions		
	-	min	typ	max				
V _{ILCK} V _{HCK} V _{IL} V _{OL} V _{OH} C _C I _I I _{CL}	Clock input low level Clock input high level Input low level Input high level Output low level Output high level Avg power supply current Input leakage Clock leakage	-0.5 3.0 -0.5 2.2 2.4		0.6 VCC 0.8 VCC 0.4 6 ±10 ±10	V V V V MA uA	I _{OL} = 6 mA on all outputs I _{OH} = -6 mA		

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

MODEM TIMING




TIMING DIAGRAM

RECEIVER TIMING



TRANSMITTER TIMING



DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER

DESCRIPTION

The ST16C2450 is a dual universal asynchronous receiver and transmitter with modem control signals. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C2450 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES

- * Dual ST16C450
- * Modem control signals (CTS~,RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * 448 kHz transmit/receive operation with 7.372 MHz crystal or external clock source

DO 1 40 vcc 39 D1 2 RIA~ D2 3 38 CDA~ рз 4 37 DSRA~ D4 36 CTSA~ 35 RESET D5 6 7 D6 34 DTRB~ D7 8 33 DTRA~ 32 RXB 9 RTSA~ 31 RXA 10 OPA~ TXA 11 30 INTA 12 29 INTR TYR OPR~ 13 28 AO CSA~ 27 A1 CSB~ 15 26 A2 16 25 CTSB~ 24 17 RTSR~ XTAL2 23 IOW~ 18 RIB~ CDB~ 19 22 DSRR~ 21 GND 20 IOR~

APPLICATIONS

- * Dual serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking


ORDERING INFORMATION

Dant number	Package	Operating temperature
Part number	rackage	Operating temperature
ST16C2450CP40	Plastic	0° C to +70° C
ST16C2450C.144	PLCC	0° C to +70° C

GENERAL DESCRIPTION

The ST16C2450 is an improved, dual version of the INS8250/NS16C450 UART with higher speed operating access time. The ST16C2450 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C2450 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability

BLOCK DIAGRAM



1-8 9 10	I/O I I	Bidirectional data I/O. Eight bit, three state data bus to transfer information to or from the CPU. Do is the least significant bit of the data bus and the first serial data bit to be received or transmitted. Serial data input B. The serial information received from MODEM or RS232 to ST16C2450 receive B circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXB input is disabled from external connection and connected to the TXB output internally. Serial data input A. The serial information received from MODEM or RS232 to ST16C2450 receive A circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXA input is disabled from external connection and connected to the TXA output internally. Serial data output A. The serial data of channel A is transmitted via this pin with additional start, stop and parity bits. The TXA will be held in	
10	1	RS232 to ST16C2450 receive B circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXB input is disabled from external connection and connected to the TXB output internally. Serial data input A . The serial information received from MODEM or RS232 to ST16C2450 receive A circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXA input is disabled from external connection and connected to the TXA output internally. Serial data output A. The serial data of channel A is transmitted via this	
		RS232 to ST16C2450 receive A circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXA input is disabled from external connection and connected to the TXA output internally. Serial data output A. The serial data of channel A is transmitted via this	
11	0		
		mark (high) state during reset, local loopback mode or when the transmitter is disabled.	
12	0	Serial data output B. The serial data of channel B is transmitted via this pin with additional start, stop and parity bits. The TXB will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.	
13	0	General purpose output. (active low) User defined output. See bit-3 modem control register B.	
14	· 1	Chip select A. (active low) A low at this pin will enable the UARTA/CPU data transfer operation.	
15	1	Chip select B. (active low) A low at this pin will enable the UARTB/CPU data transfer operation.	
16	1	Crystal input 1 or external clock input. A crystal can be connected t this pin and XTAL2 pin to utilize the internal oscillator circuit. A external clock can be used to clock internal circuit and baud rat generator for custom transmission rates.	
17	ı	Crystal input 2. See XTAL1.	
18	l ,	I/O write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.	
	13 14 15 16	13 O 14 I 15 I 16 I	

Symbol	Pin	Signal type	Pin description
CDB~	19	1	Carrier detect B. (active low) A low on this pin indicates that carrier has been detected by the modern B.
GND	20	0	Signal and power ground.
IOR~	21	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	I/O read strobe. (active low) A low level on this pin will transfer the contents of the ST16C2450 data bus to the CPU.
DSRB~	22	1	Data set ready B. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART B.
RIB~	23	1	Ring detect B indicator . (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.
RTSB~	24	0	Request to send B. (active low) To indicate that transmitter B has data ready to send. Writing a "1" in the modem control register B (MCRB bit-1) will set this pin to low state. After the reset this pin will be set to high.
CTSB~	25	1	Clear to send B. (active low) The CTSB~ signal is a MODEM control function input whose conditions can be tested by reading the MSRB BIT-4. CTSB~ has no effect on the transmitter output.
A2	26	1	Address line 2. To select internal registers.
A1	27	1	Address line 1. To select internal registers.
A0	28	1	Address line 0. To select internal registers.
INTB	29	0	Interrupt output B. (active high) This pin goes high (when enabled by the interrupt enable register B) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected on UART B.
INTA	30	0	Interrupt output A. (active high) This pin goes high (when enabled by the interrupt enable register A) whenever a receiver error, receiver
			data available, transmitter empty or modem status condition flag is detected on UART A.
OPA~	31	0	General purpose output A. (active low) User defined output. See bit-3 modem control register A.
RTSA~	32	0	Request to send A. (active low) To indicate that transmitter A has data ready to send. Writing a "1" in the modem control register A (MCRA bit-1) will set this pin to low state. After the reset this pin will be set to high.

Symbol	Pin	Signal type	Pin description
DTRA~	33	0	Data terminal ready A. (active low) To indicate that ST16C2450 (channel A) is ready to receive data. This pin can be controlled via the modem control register A (MCRA bit-0). Writing a "1" at the MCRA bit-0 will set the DTRA~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
DTRB~	34	0	Data terminal ready B. (active low) To indicate that ST16C2450 (channel B) is ready to receive data. This pin can be controlled via modem control register B (MCRB bit-0). Writing a "1" at the MCRB bit-0 will set the DTRB ~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
RESET	35	l	Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.
CTSA~	36		Clear to send A. (active low) The CTSA~ signal is a MODEM control function input whose conditions can be tested by reading the MSRA BIT-4. CTSA~ has no effect on the transmitter output.
DSRA~	37	1	Data set ready A. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART A.
CDA~	38	l	Carrier detect A. (active low) A low on this pin indicates that carrier has been detected by the modern A.
RIA~	39	1	Ring detect A indicator. (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.
Vcc	40		Power supply input.

PROGRAMMING TABLE

CSB	CSA	DLAB	A2	A1	A0	READ MODE	WRITE MODE
1	0	0	0	0	0	Receive Holding Register A	Transmit Holding Register A
1	0	0	0	0	1		Interrupt Enable Register A
1	0	X	0	1	0	Interrupt Status Register A	
1	0	x	0	1	1		Line Control Register A
1	0	×	1	0	0		Modem Control Register A
1	0	x	1	0	1	Line Status Register A	
1	0	×	1	1	0	Modem Status Register A	
1	0	X	1	1	1	Scratchpad Register A	Scratchpad Register A
1	0	1	0	0	0		LSB of Divisor Latch A
1	0	1	0	0	1		MSB of Divisor Latch A
0	1	0	0	0	0	Receive Holding Register B	Transmit Holding Register B
0	1	0	0	0	1		Interrupt Enable Register B
0	1	×	0	1	0	Interrupt Status Register B	
0	1	×	0	1	1		Line Control Register B
0	1	×	1	0	0		Modem Control Register B
0	1	×	1	0	1	Line Status Register B	
0	1	×	1	1	0	Modem Status Register B	
0	1	×	1	1	1	Scratchpad Register B	Scratchpad Register B
0	1	1	0	0	0		LSB of Divisor Latch B
0	1	1	0	0	1	·	MSB of Divisor Latch B
		l					

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A/B

The serial transmitter section consists of a Transmit Hold Register A/B and Transmit Shift Register A/B. The status of the transmit hold register is provided in the Line Status Register A/B. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A/B whenever the transmitter holding register A/B or transmitter shift register A/B is empty. The transmit holding register empty A/B flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A/B. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RXA/B is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RXA/B input. Receiver status codes will be posted in the Line Status Register A/B.

INTERRUPT ENABLE REGISTER A/B

The Interrupt Enable Register A/B masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INTA/B output pin.

IER BIT-0:

0 = disable the receiver ready interrupt 1 = enable the receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt 1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A/B

The ST16C2450 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A/B provides the source of the interrupt in prioritized manner. During the read cycle, the ST16C2450 provides the highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

Priority level				Source of the interrupts
Р	D2	D1	D0	
1	0	0	0	LSR A/B (Receiver Line Status Register)
2	0	0	0	RXRDY A/B (Received Data Ready)
3	0	0	0	TXRDY A/B (Transmitter holding register empty)
4	0	0	0	MSR A/B (Modem Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero.

LINE CONTROL REGISTER A/B

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00 = 5 bits word length

01 = 6 bits word length

10 = 7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit.

0=1 stop bit, when word length=5, 6, 7, 8 bits

1=1 and 1/2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted data; receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR $\,$ BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5 = 1 and LCR BIT-4 = 1, parity bit is forced to "0" in the transmitted and received data

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TXA/B) to go low to alert the communication terminal

0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB). 0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A/B

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high

1=force DTR~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

x=not used

MCR BIT -3:

0=set OPA/B \sim to high: Disable interrupt output 1=set OPA/B \sim to low: Enable interrupt output

MCR BIT -4:

0=normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TXA/B) is set high (Mark condition), the Receiver inputs (SINA/B, CTSA/B $_{\sim}$, DSRA/B $_{\sim}$, CDA/B $_{\sim}$, and RIA/B $_{\sim}$) are disabled. Internally, the transmitter output is connected to the receiver input and DTRA/B $_{\sim}$, RTSA/B $_{\sim}$ and OPA/B $_{\sim}$ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IERA/B .

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A/B

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0=no framing error (normal)

1 = framing error received, received data did not

have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0=transmit holding register is full; ST16C2450 will not accept any data for transmission

1 = transmit holding register is empty; CPU can load the next character

LSR BIT-6:

0 = transmitter holding and shift registers are full 1 = transmitter holding and shift registers are empty

LSR BIT-7:

Not used. Set to zero permanently.

MODEM STATUS REGISTER A/B

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS \sim input to the ST16C2450 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST16C2450 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C2450 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD~ input to the ST16C2450 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS~ input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the DSR \sim input.

MSR BIT-6:

This bit is equivalent to ST16C450-OP1 in the MCR. It is the compliment of the RI \sim input.

MSR BIT-7:

This bit is equivalent to ST16C450-OP2 in the MCR. It is the compliment to the CD \sim input.

SCRATCHPAD REGISTER A/B

ST16C2450 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR		
50	2304			
110	1047	0.026		
150	768			
300	384			
600	192			
1200	96			
2400	48			
4800	24			
7200	16			
9600	12			
19.2K	6			
38.4K	3	All Commences		
56K	2	2.86		
112K	1			

ST16C2450 EXTERNAL RESET CONDITION

REGISTERS	RESET STATE
IERA/B ISRA/B	IERA/B BITS 0-7=0 ISRA/B BIT 0=1, ISRA/B BITS 1-7=0
LCRA/B	LCRA/B BITS 0-7=0
MCRA/B	MCRA/B BITS 0-7=0
LSRA/B	LSRA/B BITS 0-4=0, LSRA/B BITS 5-6=1, LSRA/B BIT 7=0
MSRA/B	MSRA/B BITS 0-3=0, MSRA/B BITS 4-7=input signals

ST16C2450 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status	transmit holding register	receive holding register
0	1	0	ISR	0	0	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	INT enable	OP1~	RTS~	DTR~
1	0	1	LSR	0	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter	1	Limits		Units	Conditions
		min	typ	max		
Т,	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration	60			ns	External clock
†2 T	Clock rise/fall time	00			"	External clock
T ₃ T ₁₂	Address hold time from	5			ns	
	IOW~					
T ₁₃	IOW~ delay from	25			ns	
	address					
T ₁₄	IOW~ delay from	10			ns	
	chip select					
T ₁₅	IOW~ strobe width	50			ns	
T ₁₆	Chip select hold time	5			ns	
_	from IOW~					
T ₁₇	Write cycle delay	55			ns	
Tw	Write cycle = T ₁₅ + T ₁₇	135			ns	
T ₁₈	Data setup time	10			ns	
T ₁₉	Data hold time	25			ns	
T ₂₀	Address hold time from IOR~	0			ns	
T ₂₁	IOR~ delay from	10			ns	
1 21	address	,,,				
T ₂₂	IOR~ delay from	10			ns	
22	chip select					
T ₂₃	IOR~ strobe width	75	4		ns	
T ₂₄	Chip select hold time from	0			ns	
-	IOR~					
T ₂₅	Read cycle delay	50			ns	
Tr	Read cycle=T ₂₃ +T ₂₅	135			ns	
T ₂₆	Delay from IOR~ to data			75	ns	100 pF load
T ₂₇	IOR~ to floating	0		50	ns	100 pF load
1	data delay					
ľ		1				
		L	l			

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V \pm 5% unless otherwise specified.

Symbol	Parameter		Limits			Conditions	
		min	typ	max			
RANSMI"	TTER			1.0		N.,	
Т _{зз}	Delay from initial INT reset to transmit start	8		24	*		
T ₃₄	Delay from stop to interrupt			100	ns		
T ₃₅	Delay from IOW~ to reset interrupt						
T ₃₆	Delay from initial Write	16		24	*		
T ₃₇	to interrupt Delay from IOR~			75	ns	100 pF load	
	to reset interrupt						
	to reset interrupt CONTROL						
	CONTROL Delay from IOW~			50	ns	100 pF load	
MODEM	CONTROL Delay from IOW~ to output Delay to set interrupt			50 70	ns ns	100 pF load 100 pF load	
MODEM	CONTROL Delay from IOW~ to output						
MODEM T ₂₈ T ₂₉	Delay from IOW~ to output Delay to set interrupt from MODEM input Delay to reset interrupt from IOR~			70	ns	100 pF load	
MODEM T ₂₈ T ₂₉ T ₃₀	Delay from IOW~ to output Delay to set interrupt from MODEM input Delay to reset interrupt from IOR~			70	ns	100 pF load	

^{*} Baudout~ cycle

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ} \text{ C}$, $V_{CC} = 5.0 \text{ V} \pm 5\%$ unless otherwise specified.


Symbol	Parameter		Limits			Conditions
		min	typ	max		
VILCK VIHCK VIL VIH VOL VOH ICC	Clock input low level Clock input high level Input low level Input high level Output low level Output high level Avg power supply current Input leakage Clock leakage	-0.5 3.0 -0.5 2.2 2.4		0.6 VCC 0.8 VCC 0.4 6 ±10 ±10	V V V V MA uA	I _{OL} = 6 mA on all outputs I _{OH} = -6 mA

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

MODEM TIMING




TIMING DIAGRAM


RECEIVER TIMING



TRANSMITTER TIMING



44 Pin PLCC pinout



DUAL ASYNCHRONOUS RECEIVER AND TRANSMITTER WITH FIFO

DESCRIPTION

The ST16C2550 is a dual universal asynchronous receiver and transmitter with FIFO and modem control An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C2550 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES

- * Dual ST16C550
- * 16 byte transmit
- * 16 byte receive FIFO with error flags
- * Modem control signals (CTS~,RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * 448 kHz transmit/receive operation with 7.372 MHz crystal or external clock source

1 DO vcc 40 2 39 D1 RIA~ D2 3 38 CDA∼ 37 D34 DSRA~ 5 36 CTSA~ **D4** 35 RESET 7 34 D6 DTRB~ 8 33 DTRA~ מת RXB 9 RTSA~ RXA 10 31 OPA~ 11 30 INTA TXA тхв 12 29 INTB OPB∼ 13 28 ΑO CSA~ 14 27 A 1 CSB~ 15 26 A2 XTAL1 16 25 CTSB~ XTAL2 17 24 RTSB~ 23 IOW~ 18 RIR~ CDB~ 19 DSRB~ 21 GND 20 IOR~

APPLICATIONS

- * Dual serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking
- * Fax
- * Terminals


ORDERING INFORMATION

Part number	Package	Operating temperature
ST16C2550CP40	Plastic	0° C to +70° C
ST16C2550CJ44	PLCC	0° C to +70° C

GENERAL DESCRIPTION

The ST16C2550 is an improved, dual version of the NS16550 UART with higher speed operating access time. The ST16C2550 performs the parallel to serial/ serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C2550 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability.

BLOCK DIAGRAM



Symbol	Pin	Signal type	description
D0-D7	1-8	1/0	Bidirectional data I/O. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit of the data bus and the first serial data bit to be received or transmitted.
RXB	9	1	Serial data input B. The serial information received from MODEM or RS232 to ST16C2550 receive B circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXB input is disabled from external connection and connected to the TXB output internally.
RXA	10	! 	Serial data input A . The serial information received from MODEM or RS232 to ST16C2550 receive A circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXA input is disabled from external connection and connected to the TXA output internally.
TXA	11	0	Serial data output A. The serial data of channel A is transmitted via this pin with additional start, stop and parity bits. The TXA will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
ТХВ	12	0	Serial data output B. The serial data of channel B is transmitted via this pin with additional start, stop and parity bits. The TXB will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
OPB~	13	0	General purpose output. (active low) User defined output. See bit-3 modem control register B.
CSA~	14	1	Chip select A. (active low) A low at this pin will enable the UARTA/CPU data transfer operation.
CSB~	15		Chip select B. (active low) A low at this pin will enable the UARTB/CPU data transfer operation.
XTAL1	16		Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.
XTAL2	17	·	Crystal input 2. See XTAL1.
IOW~	18	1	I/O write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
CDB~	19	l	Carrier detect B. (active low) A low on this pin indicates that carrier has been detected by the modern B.

Symbol	Pin	Signal type	Pin description	
GND	20	0	Signal and power ground.	
IOR~	21	I	I/O read strobe. (active low) A low level on this pin will transfer t contents of the ST16C2550 data bus to the CPU.	
DSRB~	22		Data set ready B. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART B.	
RIB~	23	l	Ring detect B indicator . (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.	
RTSB~	24	O	Request to send B. (active low) To indicate that transmitter B has data ready to send. Writing a "1" in the modem control register B (MCRB bit-1) will set this pin to low state. After the reset this pin will be set to high.	
CTSB~	25	l	Clear to send B. (active low) The CTSB~ signal is a MODEM control function input whose conditions can be tested by reading the MSRB BIT-4. CTSB~ has no effect on the transmitter output.	
A2	26	1	Address line 2. To select internal registers.	
A1	27	l	Address line 1. To select internal registers.	
A0	28		Address line 0. To select internal registers.	
INTB	29	0	Interrupt output B. (active high) This pin goes high (when enabled the interrupt enable register B) whenever a receiver error, recedata available, transmitter empty or modem status condition fladetected on UART B.	
INTA	30	0	Interrupt output A. (active high) This pin goes high (when enabled by the interrupt enable register A) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected on UART A.	
OPA~	31	0	General purpose output A. (active low) User defined output. See bit-3 modern control register A.	
RTSA~	32	0	Request to send A. (active low) To indicate that transmitter A has data ready to send. Writing a "1" in the modem control register A (MCRA bit-1) will set this pin to low state. After the reset this pin will be set to high.	

Symbol	Pin	Signal type	Pin description
DTRA~	33	0	Data terminal ready A. (active low) To indicate that ST16C2550 (channel A) is ready to receive data. This pin can be controlled via the modem control register A (MCRA bit-0). Writing a "1" at the MCRA bit-0 will set the DTRA ~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
DTRB~	34	0	Data terminal ready B. (active low) To indicate that ST16C2550 (channel B) is ready to receive data. This pin can be controlled via modem control register B (MCRB bit-0). Writing a "1" at the MCRB bit-0 will set the DTRB ~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
RESET	35	1	Master reset. (active high) A high on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.
CTSA~	36		Clear to send A. (active low) The CTSA~ signal is a MODEM control function input whose conditions can be tested by reading the MSRA BIT-4. CTSA~ has no effect on the transmitter output.
DSRA~	37	1	Data set ready A. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART A.
CDA~	38	ı	Carrier detect A. (active low) A low on this pin indicates that carrier has been detected by the modem A.
RIA~	39		Ring detect A indicator . (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.
Vcc	40	L.	Power supply input.
TXRDYA~	1*	0	Transmit ready A (active low). This pin goes low when the transmit FIFO of the ST16C2550 A section is full. It can be used as a single or multi-transfer DMA.
TXRDYB~	12*	0	Transmit ready B (active low). This pin goes low when the transmit FIFO of the ST16C2550 B section is full. It can be used as a single or multi-transfer DMA.
RXRDYA~	23*	0	Receive ready A (active low). This pin goes low when the receive FIFO of the ST16C2550 A section is full. It can be used as a single or multitransfer DMA.
RXRDYB~	34*	0	Receive ready B (active low). This pin goes low when the receive FIFO of the ST16C2550 B section is full. It can be used as a single or multitransfer DMA.

^{*} PLCC package only

PROGRAMMING TABLE

CSB	CSA	DLAB	A2	A1	A0	READ MODE	WRITE MODE
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0	0 0 0 x x x x x	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1	READ MODE Receive Holding Register A Interrupt Status Register A Line Status Register A Modem Status Register A Scratchpad Register A	Transmit Holding Register A Interrupt Enable Register A FIFO Control Register A Line Control Register A Modem Control Register A Scratchpad Register A LSB of Divisor Latch A
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 x x x x x x	0 0 0 0 1 1 1 1 0 0	0 0 0 1 1 0 0 1 1 0	1 0 1 0 1 0 1 0 1	Receive Holding Register B Interrupt Status Register B Line Status Register B Modem Status Register B Scratchpad Register B	MSB of Divisor Latch A Transmit Holding Register B Interrupt Enable Register B FIFO Control Register B Line Control Register B Modem Control Register B Scratchpad Register B LSB of Divisor Latch B MSB of Divisor Latch B

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A/B

The serial transmitter section consists of a Transmit Hold Register A/B and Transmit Shift Register A/B. The status of the transmit hold register is provided in the Line Status Register A/B. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A/B whenever the transmitter holding register A/B or transmitter shift register A/B is empty. The transmit holding register empty A/B flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A/B. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RXA/B is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RXA/B input. Receiver status codes will be posted in the Line Status Register A/B.

FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

- A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.
- B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.
- C) The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST16C2550 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

- A) LSR BIT-0 will be set as long as there is one byte in the receive FIFO.
- B) LSR BIT4-1 will specify which error(s) has occurred.
- C) LSR BIT-5 will indicate when the transmit FIFO is empty.
- D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.
- E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

PROGRAMMABLE BAUD RATE GENERATOR

The ST16C2550 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-16 MHz and dividing it by any divisor from 2 to 2 16 -1. Customize Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of baud rate generator.

INTERRUPT ENABLE REGISTER A/B

The Interrupt Enable Register A/B masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INTA/B output pin.

IER BIT-0:

0 = disable the receiver ready interrupt 1 = enable the receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt 1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A/B

The ST16C2550 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A/B provides the source of the interrupt in prioritized manner. During the read cycle, the ST16C2550 provides the highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

Pr	Priority level			Source of the interrupts
Р	D2	D1	D0	
1	0	0	0	LSR A/B (Receiver Line Status Register)
2	0	0	0	RXRDY A/B (Received Data Ready)
3	0	0	0	TXRDY A/B (Transmitter holding register empty)
4	0	0	0	MSR A/B (Modem Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero in ST16C450 mode and BIT 6-7: are set to "1" in ST16C550 mode.

FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signalling.

FCR BIT-0:

0 = Disable the transmit and receive FIFO.

1 = Enable the transmit and receive FIFO.

FCR BIT-1:

0 = No change.

1 = Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-2:

0 = No change.

1 = Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-3:

0 = No change.

1 = Changes RXRDY and TXRDY pins from mode "0" to mode "1".

FCR BIT 4-5:

Not used.

FCR BIT 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
0	1	04
1	0	08
1	1 1	14

LINE CONTROL REGISTER A/B

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00=5 bits word length

01=6 bits word length

10=7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit.

0=1 stop bit, when word length=5, 6, 7, 8 bits

1=1 and 1/2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted data; receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR BIT-4=1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TXA/B) to go low to alert the communication terminal

0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB).

0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A/B

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high

1 = force DTR ~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

x=not used

MCR BIT -3:

0 = set OPA/B~ to high: Disable interrupt outputs 1 = set OPA/B~ to low: Enable interrupt outputs

MCR BIT -4:

0 = normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TXA/B) is set high (Mark condition), the Receiver inputs (RXA/B, CTSA/B~, DSRA/B~, CDA/B~, and RIA/B~) are disabled. Internally, the transmitter output is connected to the receiver input and DTRA/B~, RTSA/B~ and OPA/B~ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IERA/B.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A/B

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

1 = framing error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

 $0 = transmit\ holding\ register\ is\ full;\ ST16C2550\ will\ not\ accept\ any\ data\ for\ transmission$

1 = transmit holding register is empty; CPU can load the next character

LSR BIT-6:

0 = transmitter holding and shift registers are full 1 = transmitter holding and shift registers are empty

LSR BIT-7:

0 = Normal.

1 = At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read.

MODEM STATUS REGISTER A/B

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS \sim input to the ST16C2550 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR \sim input to the ST16C2550 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C2550 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD~ input to the ST16C2550 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS ~ input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the $DSR\sim$ input.

MSR BIT-6:

This bit is equivalent to ST16C550-OP1 in the MCR. It is the compliment of the RI \sim input.

MSR BIT-7:

This bit is equivalent to ST16C550-OP2 in the MCR. It is the compliment to the CD \sim input.

SCRATCHPAD REGISTER A/B

ST16C2550 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
150	768	
300	384	and the same of the
600	192	
1200	96	
2400	48	
4800	24	- T
7200	16	
9600	12	
19.2	6	
38.4K	3	
56K	2	2.86
112K	1	1.11

ST16C2550 EXTERNAL RESET CONDITION

REGIISTERS	RESET STATE
IERA/B ISRA/B LCRA/B MCRA/B LSRA/B	IERA/B BITS 0-7=0 ISRA/B BIT 0=1, ISRA/B BIT7=0 LCRA/B BITS 0-7=0 MCRA/B BITS 0-7=0 LSRA/B BITS 0-4=0, LSRA/B BITS 5-6=1, LSRA/B BIT 7=0 MSRA/B BITS 0-3=0, MSRA/B BITS 4-7=input signals

SIGNALS	RESET STATE
TXA/B	High
OPA/B~ RTSA/B~	High High
DTRA/B~	High

ST16C2550 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0 :	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0	1	0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0	1	0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	INT enable	OP1~	RTS~	DTR~
1	0	1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ} \text{ C}$, $V_{CC} = 5.0 \text{ V} \pm 5\%$ unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
Т,	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration Clock rise/fall time	60			ns	External clock
T ₃ T ₁₂	Address hold time from IOW~	5			ns	
T ₁₃	IOW~ delay from address	25			ns	
T ₁₄	IOW~ delay from chip select	10			ns	
T ₁₅	IOW~ strobe width	50			ns	
T ₁₆	Chip select hold time from IOW~	5			ns	
T ₁₇	Write cycle delay Write cycle=T ₁₅ +T ₁₇	55 135			ns ns	
T ₁₈ T ₁₉	Data setup time Data hold time	10 25			ns ns	
T ₂₀	Address hold time from IOR~	0			ns	
T ₂₁	IOR~ delay from address	10			ns	
T ₂₂	IOR~ delay from chip select	10	:		ns	
T ₂₃	IOR~ strobe width	75			ns	
T ₂₄	Chip select hold time from IOR~	0			ns	
T ₂₅ Tr	Read cycle delay Read cycle=T ₂₃ +T ₂₅	50 135			ns ns	
T ₂₆ T ₂₇	Delay from IOR ~ to data IOR ~ to floating data delay	0		75 50	ns ns	100 pF load 100 pF load
	uaia delay					

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V ± 5% unless otherwise specified.

Symbol	Parameter		Limits			Conditions	
·		min	typ	max			
RANSMI	TTER	lagerer, may, pier, pe		language en esta en			
T ₃₃	Delay from initial INT reset to transmit start	8		24	*		
T ₃₄	Delay from stop to interrupt			100	ns		
T ₃₅	Delay from IOW~ to reset interrupt		5.4			e de la composition della comp	
T ₃₆	Delay from initial Write to interrupt	16		24	*		
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load	
MODEM	CONTROL						
T ₂₈	Delay from IOW~ to output			50	ns	100 pF load	
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load	
T ₃₀	Delay to reset interrupt from IOR~			70	ns	100 pF load	
RECEIV	ER						
T ₃₁	Delay from stop to set			1 _{Rcik}	ns	100 pF load	

interrupt

Delay from IOR~ to

reset interrupt

T₃₂

200

ns

100 pF load

^{*} Baudout~ cycle

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V ± 5% unless otherwise specified.


Symbol	Parameter		Limits			Conditions	
		min	typ	max			
VILCK VIHCK VIH VOL VOH ICC	Clock input low level Clock input high level Input low level Input high level Output low level Output high level Avg power supply current	-0.5 3.0 -0.5 2.2 2.4		0.6 VCC 0.8 VCC 0.4	V V V V V mA	I _{OL} = 6 mA on all outputs I _{OH} = -6 mA	
I _{IL}	Input leakage Clock leakage			±10 ±10	uA uA		

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

MODEM TIMING




TIMING DIAGRAM


RECEIVER TIMING



TRANSMITTER TIMING



44 Pin PLCC pinout




QUAD ASYNCHRONOUS RECEIVER AND TRANSMITTER WITH FIFO

DESCRIPTION

The ST68C554 is a quad universal asynchronous receiver and transmitter with FIFO and modem control signals. Designed to interface with MOTOROLA, ROCKWELL, HITACHI bus and other popular microprocessors. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST68C554 is fabricated in an advanced 1.2 u CMOS process to achieve low drain power and high speed requirements.

FEATURES

- * Motorola, Rockwell, Hitachi bus compatible
- * Quad ST16C550
- * 16 byte transmit FIFO
- * 16 byte receive FIFO with error flags
- * Modem control signals (CTS~,RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * 448 kHz transmit/receive operation with 7.372 MHz external clock source



APPLICATIONS

- * Quad serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking
- * Fax
- * Terminals
- * Main frame

ORDERING INFORMATION

Part number ST68C554CJ68 Package PLCC


Operating temperature 0° C to +70° C

GENERAL DESCRIPTION

The ST68C554 is an improved, quad version of the NS16550 UART with higher speed operating access time. The ST68C554 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. Complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST68C554 can interface easily to the most popular microprocessors and communications link faults can

ST68C554

BLOCK DIAGRAM



Symbol	Pin	Signal type	description
D7-D0	5-66	1/0	Bidirectional data I/O. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit of the data bus and the first serial data bit to be received or transmitted.
RX A-B RX C-D	7,29 41,63		Serial data input . The serial information received from MODEM or RS232 to ST68C554 receive circuit. A mark (high) is logic one and a
1			space (low) is logic zero. During the local loopback mode the RX input is disabled from external connection and connected to the TX output internally.
TX A-B TX C-D	17,19 51,53	0	Serial data output A. The serial data of channel A is transmitted via this pin with additional start, stop and parity bits. The TX will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CS~	16	l	Chip select. (active low) A low at this pin will enable the UART A-D CPU data transfer operation.
XTAL1	35	l 	Crystal input 1 or external clock input. A crystal can be connected to this pin and XTAL2 pin to utilize the internal oscillator circuit. An external clock can be used to clock internal circuit and baud rate generator for custom transmission rates.
XTAL2	36	I	Crystal input 2. See XTAL1.
R/W~	18	l	Read/Write strobe. A low on this pin will transfer the contents of the CPU data bus to the addressed register. A high on this pin will transfer the contents of the ST68C554 data bus to the CPU.
CD A-B~ CD C-D~	9,27 43,61	l	Carrier detect A-D. (active low) A low on this pin indicates that carrier has been detected by the modem.
GND GND	6,23,31 40,57	0	Signal and power ground.
DSR A-B~ DSR C-D~	10,26 44,60	1	Data set ready A-D. (active low) A low on this pin indicates that MODEM is ready to exchange data with UART.
RI A-B~ RI C-D~	8,28 42,62	. 1 .	Ring detect A-D indicator. (active low) A low on this pin indicates that modem has received a ringing signal from telephone line.

ST68C554

Symbol	Pin	Signal type	Pin description	
RTS A-B~ RTS C-D~	14,22 48,56	O	Request to send A-D. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCR bit-1) will set this pin to low state. After the reset this pin will be set to high.	
CTS A-B~ CTS C-D~	11,25 45,59	. a r a l ■	Clear to send A-D. (active low) The CTS~ signal s a MODEM control function input whose conditions can be tested by reading the MSR BIT-4. CTS~ has no effect on the transmitter output.	
A4	50	l	Address line 4. To select one of the four UARTS.	
A3	20	ı	Address line 3. To select one of the four UARTS.	
A2	32	ı	Address line 2. To select internal registers.	
A1	33	1	Address line 1. To select internal registers.	
A0	34	1	Address line 0. To select internal registers.	
IRQ~	15	0	Interrupt output. (active low) This pin goes low (when enabled by the interrupt enable register) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected on UART A-D.	
DTR A-B~ DTR C-D~	12,24 46,58	0	Data terminal ready A-D. (active low) To indicate that ST68C554 is ready to receive data. This pin can be controlled via the modem control register (MCR bit-0). Writing a "1" at the MCR bit-0 will set the DTR~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.	
RESET~	37	I	Master reset. (active low) A low on this pin will reset all the outputs and internal registers. The transmitter output and the receiver input will be disabled during reset time.	
vcc vcc	13,30 47,64	I	Power supply input.	
TXRDY~	39	0	Transmit ready (active low). This pin goes low when the transmit Fll of the ST68C554 (any one) is full. It can be used as a single or mutransfer DMA.	
RXRDY~	38	0	Receive ready (active low). This pin goes low when the receive FIFO of the ST68C554 is full. It can be used as a single or multi-transfer DMA.	

PROGRAMMING TABLE

	CS~	A4	АЗ	UART X
	1	х	х	x
١	0	0	0	UART A
	0	0	1	UART B
l	0	1	0	UART C
١	0	1	1	UART D

DLAB	A2	A1	A0	READ MODE	WRITE MODE
0	0	0	0	Receive Holding Register	Transmit Holding Register
0	0	0	1		Interrupt Enable Register
×	0	1	0	Interrupt Status Register	FIFO Control Register
x	0	1	1		Line Control Register
×	1	0	0		Modem Control Register
×	1	0	1	Line Status Register	war bernage in the
x	1	1	0	Modem Status Register	
×	1 1	1	1	Scratchpad Register	Scratchpad Register
1	0	0	0		LSB of Divisor Latch
1	0	0	1		MSB of Divisor Latch
1	1		1		

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A-D

The serial transmitter section consists of a Transmit Hold Register A-D and Transmit Shift Register A-D. The status of the transmit hold register is provided in the Line Status Register A-D. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A-D whenever the transmitter holding register A-D or transmitter shift register A-D is empty. The transmit holding register empty A-D flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A-D. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RX A-D is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RX A-D input. Receiver status codes will be posted in the Line Status Register A-D.

FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.

B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.

C) The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST68C554 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

A) LSR BIT-0 will be set as long as there is one byte in

ST68C554

the receive FIFO.

B) LSR BIT4-1 will specify which error(s) has occurred. C) LSR BIT-5 will indicate when the transmit FIFO is empty.

D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.

E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

PROGRAMMABLE BAUD RATE GENERATOR

The ST68C554 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-16 MHz and dividing it by any divisor from 2 to 2 16 -1. Customize Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of baud rate generator.

INTERRUPT ENABLE REGISTER A-D

The Interrupt Enable Register A-D masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the IRQ \sim output pin.

IER BIT-0:

0 = disable the receiver ready interrupt 1 = enable the receiver ready interrupt

IFR BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0 = disable the modem status register interrupt 1 = enable the modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A-D

The ST68C554 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A-D provides the source of the interrupt in prioritized manner. During the read cycle, the ST68C554 provides the

highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

Pi	iorit	y le	vel	Source of the interrupts
Р	D2	D1	D0	
1	0	0	0	LSR A-D (Receiver Line Status Register)
2	0	0	0	RXRDY A-D (Received Data Ready)
3	0	0	0	TXRDY A-D (Transmitter holding register empty)
4	0	0	0	MSR A-D (Modem Status Register)

ISR RIT-0

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-5:

These bits are not used and are set zero.

ISR BIT 6-7:

0=Normal mode.

1 = FIFO's are enabled.

FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signalling.

FCR BIT-0:

0 = Disable the transmit and receive FIFO.

1 = Enable the transmit and receive FIFO.

FCR BIT-1:

0 = No change.

1 = Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-2:

0=No change.

1 = Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-3:

0 = No change.

1 = Changes RXRDY and TXRDY pins from mode "0" to mode "1".

FCR BIT 4-5:

Not used.

FCR BIT 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
0	1	04
1	0	08
11	1	14

LINE CONTROL REGISTER A-D

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00=5 bits word length

01 = 6 bits word length

10=7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit. 0=1 stop bit, when word length=5, 6, 7, 8 bits 1=1 and 1/2 stop bit, when word length=5 bits 1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted data; receiver also checks for same format.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0, parity bit is forced to "1" in the transmitted and received data.

LCR BIT-5=1 and LCR BIT-4=1, parity bit is forced to "0" in the transmitted and received data.

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TX A-D) to go low to alert the communication terminal

0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB). 0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A-D

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high

1 = force DTR ~ output to low

ST68C554

MCR BIT-1:

0 = force RTS~ output to high 1 = force RTS~ output to low

MCR BIT-2:

x=not used

MCR BIT -3:

0 = Disable the IRQ ~ outpout 1 = Enable IRQ ~ output.

MCR BIT -4:

0 = normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TX A-D) is set high (Mark condition), the Receiver inputs (RX A-D, CTS A-D~, DSR A-D~, CD A-D~, and RI A-D~) are disabled. Internally, the transmitter output is connected to the receiver input and DTR A-D~, RTS A-D~ and OP A-D~ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IER A-D.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A-D

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

1 = framing error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0=transmit holding register is full; ST68C554 will not accept any data for transmission

1 = transmit holding register is empty; CPU can load the next character

LSR BIT-6:

0 = transmitter holding and shift registers are full 1 = transmitter holding and shift registers are empty

LSR BIT-7:

0 = Normal

1 = At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read

MODEM STATUS REGISTER A-D

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS \sim input to the ST68C554 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST68C554 has changed state since the last time it was read.

MSR RIT-2:

Indicates that the RI~ input to the ST68C554 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD~ input to the ST68C554 has changed state since the last time it was read.

MSR BIT-4:

This bit is equivalent to RTS in the MCR. It is the compliment of the CTS \sim input.

MSR BIT-5:

This bit is equivalent to DTR in the MCR. It is the compliment of the DSR ~ input.

MSR BIT-6:

This bit is equivalent to ST16C550-OP1 in the MCR. It is the compliment of the RI \sim input.

MSR BIT-7:

This bit is equivalent to ST16C550-OP2 in the MCR. It is the compliment to the CD \sim input.

SCRATCHPAD REGISTER A-D

ST68C554 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
150	768	
300	384	
600	192	
1200	96	As a second
2400	48	
4800	24	
7200	16	-
9600	12	-
19.2	6	
38.4K	3	
56K	2	2.86
112K	1	
1	l a	1

ST68C554 EXTERNAL RESET CONDITION

REGIISTERS	RESET STATE
IER A-D ISR A-D LCR A-D MCR A-D LSR A-D	BITS 0-7=0 BIT-0=1, BIT-7=0 BITS 0-7=0 BITS 0-7=0
MSR A-D	BITS 0-4=0, BITS 5-6=1, BIT-7=0 BITS 0-3=0, BITS 4-7=input signals

SIGNALS	RESET STATE			
TX A-D	High			
OP A-D~	High			
RTS A-D~	High			
DTR A-D~	High			

BAUD RATE GENERATOR PROGRAMMING TABLE (7.372 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
200	2304	
300	1536	
600	768	
1200	384	
2400	192	
4800	96	
9600	48	
19.2K	24	
28.8K	16	
38.4K	12	
76.8K	6	
153.6K	3	
224K	2	2.86
448K	1	

ST68C554

ST68C554 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0	1	0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0	1	0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	IRQ enable	OP1~	RTS~	DTR~
1	0	1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1 ,	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V ± 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
T ₁	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration	60			ns	External clock
T ₃ T ₁₂	Clock rise/fall time					
T ₁₂	Address hold time from	5			ns	The state of the s
_	Write					
T ₁₃	Write delay from address	25			ns	
T ₁₄	Write delay from	10	1		ns	
	chip select			-		
T ₁₅	Write strobe width	50			ns	
T ₁₆	Chip select hold time	5			ns	
,,,	from Write				1	
T ₁₇	Write cycle delay	55			ns	
Tw	Write cycle=T ₁₅ +T ₁₇	135			ns	
T ₁₈	Data setup time	10			ns	
T ₁₉	Data hold time	25			ns	
T ₂₀	Address hold time from	10			ns	
	Read					
T ₂₂	Read delay from	- 10			ns	
	chip select				1	
T ₂₃	Read strobe width	75			ns	
T ₂₄	Chip select hold time from	0			ns	
	Read			· ·		
Tr	Read cycle=T ₂₃ +T ₂₅	135		l	ns	

ST68C554

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions		
		min	typ	max				
TRANSMI"	ITER	<u> </u>	1					
T ₃₃	Delay from initial IRQ~ reset to transmit start	8		24	*			
T ₃₄	Delay from stop to interrupt			100	ns	services of the services of th		
T ₃₅	Delay from Write to reset interrupt							
T ₃₆	Delay from initial Write to interrupt	16		24	*			
T ₃₇	Delay from Read to reset interrupt			75	ns	100 pF load		
MODEM	CONTROL							
T ₂₈	Delay from Write			50	ns	100 pF load		
T ₂₉	to output Delay to set interrupt from MODEM input			70	ns	100 pF load		
T ₃₀	Delay to reset interrupt from Read			70	ns	100 pF load		
RECEIVI	ER							
T ₃₁	Delay from stop to set interrupt			1 _{Rcik}	ns	100 pF load		
T ₃₂	Delay from Read to reset interrupt		200	ns	100 pf	load		

^{*} Baudout~ cycle

ABSOLUTE MAXIMUM RATINGS

Operating supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts ± 5% GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C

DC ELECTRICAL CHARACTERISTICS


 $T_A = 25^{\circ} \text{ C}$, $V_{CC} = 5.0 \text{ V} \pm 5\%$ unless otherwise specified.

Parameter		Limits		Units	Conditions	
	min	typ	max			
Clock input low level Clock input high level Input low level Input high level Output low level Output high level Avg power supply current Input leakage	-0.5 3.0 -0.5 2.2 2.4		0.6 VCC 0.8 VCC 0.4 6	V V V V mA	I _{OL} = 6 mA on all outputs I _{OH} = -6 mA	
	Clock input low level Clock input high level Input low level Input high level Output low level Output high level Avg power supply current	Clock input low level -0.5 Clock input high level 3.0 Input low level -0.5 Input high level 2.2 Output low level Output high level 2.4 Avg power supply current Input leakage	Clock input low level Clock input high level Input low level Output low level Output high level Output high level Avg power supply current Input leakage	Clock input low level Clock input high level Input low level Input high level Input leakage Input high level Input leakage Input	Clock input low level Clock input high level Input low level Input high level Input high level Output low level Output high level Avg power supply current Input leakage	


ST68C554

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING



TIMING DIAGRAM


MODEM TIMING




ST68C554

TIMING DIAGRAM

RECEIVER TIMING



TRANSMITTER TIMING



UART/COMBO

DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER WITH PARALLEL PRINTER PORT

DESCRIPTION

The ST16C452 is a dual universal asynchronous receiver and transmitter with a bidirectional CENTRONICS type parallel printer port. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C452 is fabricated in an advanced 1.2u CMOS process to achieve low power drain and high speed requirements.

FEATURES


- * Pin-to-pin and functionally compatible to VL16C452
- * Fully compatible with all new bidirectional PS/2 printer port registers
- * Modem control signals (CTS~, RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * Direct replacement of logic for PC/XT/AT
- * High data transfer rate
- * 448 kHz transmit/receive operation with 7.372 MHz external clock source

APPLICATIONS

- * Dual serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking
- * CENTRONICS printer port
- * IBM PS/2 bidirectional printer port
- * External bidirectional I/O
- * IBM PC/XT/AT upgrade printer port

ORDERING INFORMATION


Part number ST16C452CJ68 Package PLCC Operating temperature 0° C to +70° C



GENERAL DESCRIPTION

The ST16C452 is an improved version of the VL16C452 with higher speed operating access time. The ST16C452 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The ST16C452 also provides the user with a fully bidirectional parallel data port that fully supports the parallel CENTRONICS type printer. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. The ST16C452 also has complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C452 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability.

BLOCK DIAGRAM



Symbol	Pin	Signal type	Pin description
BIDEN	1		Printer direction select. A high puts the parallel port in the software controlled mode (input/output). A low puts the parallel port in the out mode.
CSB~	3	1	Chip select B. (active low) A low at this pin (while CSA~ and CSP~=1) will enable the UARTB / CPU data transfer operation.
CLK	4	+ + + + + + + + + + + + + + + + + + + +	External clock input. An external clock can be used to clock the internal circuit and the baud rate generator for custom and standard transmission rates.
DSRB~	5		Data set ready B. (active low) A low on this pin indicates that MODEM B is ready to exchange data with UARTB.
RIB~	6	I	Ring detect B indicator. (active low) A low on this pin indicates that MODEM B has received a ringing signal from the telephone line.
CDB~	8	1	Carrier detect B. (active low) A low on this pin indicates that carrier has been detected by the MODEM B.
ТХВ	10	0	Serial data output B. The serial data is transmitted via this pin with additional start, stop and parity bits. The TXB will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
DTRB~	11	0	Data terminal ready B. (active low) To indicate that ST16C452 is ready to receive data. This pin can be controlled via the modem control register (MCRB bit-0). Writing a "1" at the MCRB bit-0 will set the DTRB ~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
RTSB~	12	0	Request to send B. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCRB bit-1) will set this pin to low state. After the reset this pin will be set to high.
CTSB~	13	I	Clear to send B. (active low) The CTSB~ signal is a MODEM control function input whose conditions can be tested by reading the MSRB BIT-4. CTSB~ has no effect on the transmitter output.
D0-D7	14-21	1/0	Bidirectional data bus. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit (Isb) of the data bus and the first serial data bit to be received or transmitted.
RTSA~	24	0	Request to send A. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCRA bit-1) will set this pin to low state. After the reset this pin will be set to high.
		1	

Pin	Signal type	Pin description
25	0	Data trminal ready A. (active low) To indicate that ST16C452 is ready to receive data. This pin can be controlled via the modem control register (MCRA bit-0). Writing a "1" at the MCRA bit-0 will set the DTRA~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
26	0	Serial data output A. The serial data is transmitted via this pin with additional start, stop and parity bits. The TXA will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
28	1	Clear to send A. (active low) The CTSA~ signal is a MODEM control function input whose conditions can be tested by reading the MSRA BIT-4. CTSA~ has no effect on the transmitter output.
29	1	Carrier detect A. (active low) A low on this pin indicates that carrier has been detected by the MODEM A.
30	1	Ring detect A indicator. (active low) A low on this pin indicates that MODEM A has received a ringing signal from the telephone line.
31		Data set ready A. (active low) A low on this pin indicates that MODEM A is ready to exchange data with UARTA.
32	1	Chip select A. (active low) A low at this pin (while CSB \sim and CSP \sim = 1) will enable the UARTA / CPU data transfer operation.
33	1 .	Address line 2. To select internal registers.
34	I	Address line 1. To select internal registers.
35	1 " , :	Address line 0. To select internal registers.
36		Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
37	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	Read strobe. (active low) A low level on this pin will transfer the contents of the ST16C452 data bus to the CPU.
38		Chip select P. (active low) To enable the ST16C452 printer operation, this pin has to go low while CSA~ and CSB~ are high.
39	1	Master reset. (active low) A low on this pin will reset all the outputs and internal registers. The parallel port of the ST16C452 will be set to output mode, the transmitter output and the receiver input will be disabled during reset time.
	25 26 28 29 30 31 32 33 34 35 36 37 38	25 O 26 O 28 I 29 I 30 I 31 I 32 I 33 I 34 I 35 I 36 I 37 I 38 I

Symbol	Pin	Signal type	Pin description
RXA	41	l	Serial data input A. The serial information (data) received from MO-DEM or RS232 to ST16C452 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode RXA input is disabled from external connection and connected to the TXA output internally.
INTSEL~	43	(1	Interrupt select. (active low) The external ACK ~ can be selected as an interrupt source by tying this pin to GND. Tying this pin to VCC, will set the internal interrupt logic to the latched state, reading the STATUS register will reset the INTP output.
RDOUT	44	0	Read select out. A high on this pin indicates that the chip is being read by the CPU.
INTA	45	0	UART A interrupt output. (three state) This pin goes high (when enabled by MCRA BIT-3) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected.
PD7-PD0	46-53	1/0	Bidirectional parallel ports. (three state) To transfer data in or out of the ST16C452 parallel port. PD7-PD0 are latched during output mode.
STROBE~	55	1/0	General purpose I/O or strobe output. (open drain active low) To transfer latched data to the external peripheral or printer.
AUTOFDXT~	56	1/0	General purpose I/O or line printer autofeed. (open drain active low) To signal the printer for continuous form feed.
INIT~	57	1/0	General purpose I/O or line printer initialize. (open drain active low) To signal the line printer to enter internal initialization routine.
SLCTIN~	58	1/0	General purpose I/O or line printer select. (open drain active low) To select the line printer.
INTP	59	0	Printer interrupt output. (high) To signal the state of the printer port.
INTB	60	0	UART B interrupt output. (three state) This pin goes high (when enabled by MCRB BIT-3) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected.
RXB	62	1	Serial data input B. The serial information (data) received from MO-DEM or RS232 to ST16C452 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXB input is disabled from external connection and connected to the TXB output internally

Symbol	Pin	Signal type	Pin description
ERROR~	63		General purpose input or line printer error. (active low) This is an output from the printer to indicate an error by holding it low during error condition.
SLCT	65	1	General purpose input or line printer selected. (active high) This is an output from the printer to indicate that the line printer has been selected.
BUSY	66	1	General purpose input or line printer busy. (active high) An output from the printer to indicate printer is not ready to accept data.
PE	67	1	General purpose input or line printer paper empty. (active high) An output from the printer to indicate out of paper.
ACK~	68	4	General purpose input or line printer acknowledge. (active low) An output from the printer to indicate that data has been accepted successfully.
GND	2,7,22 42,54, 61	0	Signal and power ground. All pins must be tied to ground.
vcc	23,40, 64		Power supply input. All pins must be tied to supply.

PROGRAMMING TABLE

CSB	CSA	DLAB	A2	A1	A0	READ MODE	WRITE MODE
1	0	0	0	0	0	Receive Holding Register A	Transmit Holding Register A
1	0	0	0	0	1		Interrupt Enable Register A
1	0	x	0	1	0	Interrupt Status Register A	
1	0	x	0	1	1		Line Control Register A
1	0	х	1	0	0	and the second s	Modem Control Register A
1	0	×	1	0	1	Line Status Register A	
1	0	×	1	1	0	Modem Status Register A	
1	0	х	1	1	1	Scratchpad Register A	Scratchpad Register A
1	0	1	0	0	0		LSB of Divisor Latch A
1	0	1	0	0	1		MSB of Divisor Latch A
0	1	0	0	0	0	Receive Holding Register B	Transmit Holding Register B
0	1	0	0	0	1		Interrupt Enable Register B
0	1 .	x	0	1	0	Interrupt Status Register B	
0	1	×	0	1	1		Line Control Register B
0	1	×	1	0	0		Modem Control Register B
0	1	×	1	0	1	Line Status Register B	
0	1	×	1	1	0	Modem Status Register B	
0	1	x .	1	1	1	Scratchpad Register B	Scratchpad Register B
0	1 .	1	0	0	0		LSB of Divisor Latch B
0	1	1 1	0	0	1		MSB of Divisor Latch B
		1	1				

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A/B

The serial transmitter section consists of a Transmit Hold Register A/B and Transmit Shift Register A/B. The status of the transmit hold register is provided in the Line Status Register A/B. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A/B whenever the transmitter holding register A/B or transmitter shift register A/B is empty. The transmit holding register empty A/B flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A/B. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RXA/B is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RXA/B input. Receiver status codes

will be posted in the Line Status Register A/B.

INTERRUPT ENABLE REGISTER A/B

The Interrupt Enable Register A/B masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INTA/B output pin.

IER BIT-0:

0 = disable receiver ready interrupt 1 = enable receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0=disable modem status register interrupt 1=enable modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A/B

The ST16C452 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A/B provides the source of the interrupt in prioritized manner. During the read cycle, the ST16C452 provides the highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00 = 5 bits word length

01 = 6 bits word length

10 = 7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit. 0=1 stop bit, when word length=5, 6, 7, 8 bits 1=1 and 1/2 stop bit, when word length=5 bits

1=2 stop bits, word length=6, 7, 8 bits

Priority level	Bit-2	Bit-1	Bit-0	Source of the interrupts
1 2 3 4 0	1 1 0 0	1 0 1 0	0 0 0 0	LSR A/B (Receiver Line Status Register) RXRDY A/B (Received Data Ready) TXRDY A/B (Transmitter holding register empty) MSR A/B (Modem Status Register) No interrupts

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero.

LINE CONTROL REGISTER A/B

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted or received data.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0 parity bit is forced to "1" in the transmitted and received data LCR BIT-5=1 and LCR BIT-4=1 parity bit is forced to "0" in the transmitted and received data

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TXA/B) to go low to alert the communication terminal 0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB). 0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A/B

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0=force DTR~ output to high 1=force DTR~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

Not used.

MCR BIT -3:

INTA/B output control. 0=INTA/B outputs disabled 1=INTA/B outputs enabled

MCR BIT -4:

0 = normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TXA/B) is set high (Mark condition), the Receiver inputs (RXA/B, CTSA/B~, DSRA/B~, CDA/B~, and RIA/B~) are disabled. Internally, the transmitter output is connected to the receiver input and DTRA/B~, RTSA/B~ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control

Inputs. The interrupts are still controlled by the IERA/B.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A/B

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

1 = framing error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

 $0\!=\!transmit$ holding register is full. ST16C452 will not accept any data for transmission.

1 = transmit holding register is empty. CPU can load the next character.

LSR BIT-6:

0 = transmitter holding and shift registers are full 1 = transmitter holding and shift registers are empty

LSR BIT-7:

Not used. Set to zero permanently.

MODEM STATUS REGISTER A/B

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four

bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the ST16C452 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST16C452 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C452 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD~ input to the ST16C452 has changed state since the last time it was read.

MSR BIT-4:

This bit is the compliment of the CTS~ input. It is equivalent to RTS in the MCR during loop-back mode.

MSR BIT-5:

This bit is the compliment of the DSR~ input. It is equivalent to DTR in the MCR during loop-back mode.

MSR BIT-6:

This bit is the compliment of the RI~ input.

MSR BIT-7:

This bit is the compliment to the CD~ input.

SCRATCHPAD REGISTER A/B

ST16C452 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	1 10
75	1536	200
110	1047	0.026
150	768	
300	384	
600	192	in the state of
1200	96	
1800	64	
2000	58	0.69
2400	48	1
3600	36	
4800	24	
7200	16	
9600	12	ļ.
19.2K	6	
38.4K	3	
56K	2	2.86
112K	1 - 15,11 -	

The ST16C452 contains a programmable Baud Rate Generator that is capable of taking any clock input from DC-16 MHz and dividing it by any divisor from 2 to 2¹⁶-1. Customized Baud Rates can be achieved by selecting proper divisor values for MSB and LSB of the baud rate generator.

divisor value (decimal) = $\frac{\text{input frequency}}{\text{baud rate x } 16}$

EXAMPLE: $\frac{1.8432 \times 10^6}{1200 \text{ (baud)} \times 16} = 96 \text{ (decimal)}$

96 decimal = 0060 HEX Divisor MSB = 00 Divisor LSR = 60

ST16C452 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status	transmit holding register	receive holding register
0	1	0	ISR	0	0	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	OP2~	OP1~	RTS~	DTR~
1	0	1	LSR	0	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

PRINTER PORT PROGRAMMING TABLE:

A1	A0	IOW~	IOR~		
0 0 1	0 1 0	PORT REGISTER I/O SELECT REGISTER CONTROL REGISTER	PORT REGISTER STATUS REGISTER * COMMAND REGISTER		

^{*} Reading the status register will reset the INTP output.

PARALLEL PORT DIRECTION SELECT REGISTER (WRITE ONLY)

CONTROL REGISTER (D5)	NTROL REGISTER (D5) BIDEN I/O SELECT REGISTER (D7-		00) PORT MODE	
X X 0	0 0 1 1	xxxxxxx exp. AA Hex 10101010 xxxxxxxx xxxxxx	OUTPUT INPUT OUTPUT INPUT	

REGISTER DESCRIPTIONS

PORT REGISTER

Bidirectional printer port.

Writing to this register during output mode will transfer the contents of the data bus to the PD7-PD0 ports . Reading this register during input mode will transfer the states of the PD7-PD0 to the data bus. This register will be set to the output mode after reset.

PR BIT 7-0:

PD7-PD0 bidirectional I/O ports.

STATUS REGISTER

This register provides the state of the printer outputs and the interrupt condition.

SR BIT 1-0:

Not used. Are set to "1" permanently.

SR BIT-2:

Interrupt condition.

0 = an interrupt is pending

This bit will be set to "0" at the falling edge of the ACK~ input.

1 = no interrupt is pending

Reading the STATUS REGISTER will set this bit to "1".

SR BIT-3:

ERROR~ input state.

0 = ERROR~ input is in low state

1 = ERROR~ input is in high state

SR BIT-4:

SLCT input state.

0 = SLCT input is in low state

1 = SLCT input is in high state

SR BIT-5:

PE input state.

0 = PE input is in low state

1 = PE input is in high state

SR BIT-6:

ACK~ input state.

0 = ACK~ input is in low state

1 = ACK~ input is in high state

SR BIT-7:

BUSY input state.

0 = BUSY input is in high state

1 = BUSY input is in low state

COMMAND REGISTER

The state of the STROBE~, AUTOFDXT~, INIT, SLCTIN~ pins, and interrupt enable bit can be read by this register regardless of the I/O direction.

COM BIT-0:

STROBE~ input pin.

0 = STROBE~ pin is in high state

1 = STROBE~ pin is in low state

COM BIT-1:

AUTOFDXT~ input pin.

0 = AUTOFDXT~ pin is in high state

1 = AUTOFDXT~ pin is in low state

COM BIT-2:

INIT input pin.

0 = INIT pin is in low state

1 = INIT pin is in high state

COM BIT-3:

SLCTIN~ input pin.

0 = SLCTIN~ pin is in high state

1 = SLCTIN~ pin is in low state

COM BIT-4:

Interrupt mask.

0 = Interrupt (INTP output) is disabled

1 = Interrupt (INTP output) is enabled

COM BIT 7-5:

Not used. Are set to "1" permanently.

CONTROL REGISTER.

Writing to this register will set the state of the STROBE~, AUTOFDXT~, INIT, SLCTIN pins, and interrupt mask register.

CON BIT-0:

STROBE~ output control bit.

0 = STROBE~ output is set to high state

1 = STROBE~ output is set to low state

CON BIT-1:

AUTOFDXT~ output control bit.

0 = AUTOFDXT~ output is set to high state

1 = AUTOFDXT~ output is set to low state

CON BIT-2:

INIT output control bit.

0 = INIT output is set to low state

1 = INIT output is set to high state

CON BIT-3:

SLCTIN~ output control bit.

0 = SLCTIN~ output is set to high state

1 = SLCTIN~ output is set to low state

CON BIT-4:

Interrupt output control bit.

0 = INTP output is disabled

1 = INTP output is enabled

CON BIT-5:

I/O select. Direction of the PD7-PD0 can be selected by setting or clearing this bit.

by setting of cleaning this bit.

0 = PD7-PD0 are set for output mode

1 = PD7-PD0 are set for input mode

CON BIT 7-6:

Not used.

I/O SELECT REGISTER

Software controlled I/O select.

Bidirectional mode can be selected by keeping the BIDEN input in high state and setting CON BIT-5 to "zero or one"

Hardware/software I/O select.

Bidirectional mode can be selected by keeping the BIDEN input in low state and setting I/O SELECT register to "AA" Hex for input or any other value for output.

ST16C452 EXTERNAL RESET CONDITION TABLE:

REGISTERS	RESET STATE
IERA/B ISRA/B LCRA/B MCRA/B LSRA/B MSRA/B	IERA/B BITS 0-7=0 ISRA/B BIT 0=1, ISRA/B BITS 1-7=0 LCRA/B BITS 0-7=0 MCRA/B BITS 0-7=0 LSRA/B BITS 0-4=0, LSRA/B BITS 5-6=1, LSRA/B BIT 7=0 MSRA/B BITS 0-3=0, MSRA/B BITS 4-7=input signals CR BIT 4=0

SIGNALS	RESET STATE
TXA/B RTSA/B~ DTRA/B~ INTA/B INTP PD7-PD0 STROBE~ AUTOFDXT~ INIT SLCTIN~	High High High Three state Three state Output mode, PD7-PD0=0 Output mode, high Output mode, low Output mode, low Output mode, high

ST16C452 PRINTER PORT REGISTER CONFIGURATIONS

PORT REGISTER

(READ/WRITE)

D7	D6	D5	D4	D3	D2	D1	D0
PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0

STATUS REGISTER

(READ ONLY)

D7	D6	D5	D4	D3	D2	D1	D0
BUSY~	ACK	PE	SLCT	ERROR STATE	IRQ	1	1

1 = No interrupt

0 = Interrupt (PS/2 only)

COMMAND REGISTER (READ ONLY)

-	D7	D6	D5	D4	D3	D2	D1	D0
	1	1	1	IRQ ENABLE	SLCTIN~	INIT	AUTO- FDXT~	STROBE~

0 = IRQ disabled 1 = IRQ enabled

CONTROL REGISTER

(WRITE ONLY)

D7	D6	D5	D4	D3	D2	D1	D0
		I/O SELECT	IRQ MASK	SLCTIN~	INIT	AUTO- FDXT~	STROBE~
	1 = Input	0=Output (PS/2 only) 1=Input (PS/2 only) X= AT only		output d output			

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V \pm 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
			-			
Τ,	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration	60			ns	External clock
T ₃	Clock rise/fall time				1	
T ₁ T ₂ T ₃ T ₁₂	Address hold time from IOW~	5			ns	
T ₁₃	IOW~ delay from	25			ns	
	address]	
T ₁₄	IOW~ delay from chip select	10			ns	
T ₁₅	IOW~ strobe width	50			ns	
T ₁₆	Chip select hold time from IOW~	5		. *	ns	
T ₁₇	Write cycle delay	55			ns	
Τẅ́	Write cycle=T ₁₅ +T ₁₇	135			ns	
T ₁₈	Data setup time	10			l ns	
T ₁₉	Data hold time	25			ns	
T ₂₀	Address hold time from IOR~	0			ns	
T ₂₁	IOR~ delay from	10			ns	
	address					
T ₂₂	IOR~ delay from chip select	10			ns	
T ₂₃	IOR~ strobe width	75			ns	
T ₂₄	Chip select hold time from IOR~	0		-	ns	
T ₂₅	Read cycle delay	50			ns	
Tr	Read cycle=T ₂₃ +T ₂₅	135		:	ns	
T ₂₆	Delay from IOR~ to data			75	ns	100 pF load
T ₂₇	IOR~ to floating	0		50	ns	100 pF load
"	data delay					
1						
			100			

^{*} Baud rate cycle

AC ELECTRICAL CHARACTERISTICS

 T_A =25° C, V_{CC} =5.0 V ± 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
RANSMI	TTER					
T ₃₃	Delay from initial INT reset to transmit start	8		24	*	
T ₃₄	Delay from stop to interrupt		t e T	100	ns	
T ₃₅	Delay from IOW~ to reset interrupt				en en en	
T ₃₆	Delay from initial Write to interrupt	16		24	*	
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load
MODEM	CONTROL					
T ₂₈	Delay from IOW~ to output			50	ns	100 pF load
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load
T ₃₀	Delay to reset interrupt from IOR~			70	ns	100 pF load
RECEIV	ER					
T ₃₁	Delay from stop to set interrupt		·	1 _{Rclk}	ns	100 pF load
T ₃₂	Delay from IOR~ to reset interrupt			200	e ns	100 pF load
PRINTE	R PORT					
T ₃₈	Delay from rising IOW~ to output data.	5			ns	
T ₃₉	ACK~ pulse width PD7 - PD0 setup time	75 10			ns	
T ₄₀ T ₄₁	PD7 - PD0 setup time PD7 - PD0 hold time	25			ns ns	
T ₄₂	Delay from ACK~ low to interrupt high.	5			ns	
T ₄₃	Delay from IOR ~ to reset interrupt.	5			ns	

ABSOLUTE MAXIMUM RATINGS

Operating Supply range Voltage at any pin Operating temperature Storage temperature Package dissipation $\begin{array}{c} 7 \text{ Volts } \pm 5\% \\ \text{GND-0.3 V to V}_{\text{CC}} + 0.3 \text{ V} \\ 0^{\circ} \text{ C to } + 70^{\circ} \text{ C} \\ -40^{\circ} \text{ C to } + 150^{\circ} \text{ C} \\ 500 \text{ mW} \end{array}$


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.


Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
VILCK VIHCK VIL VIH VOL	Clock input low level Clock input high level Input low level Input high level Output low level	-0.5 3.0 -0.5 2.2		0.6 V _{cc} 0.8 V _{cc} 0.4	V V V V	I_{OL} = 6.0 mA D7-D0 I_{OL} = 20.0 mA PD7-PD0 I_{OL} = 10 mA SLCTIN~, INIT~,STROBE~, AUTOFDXT~ I_{OL} = 6.0 mA on all other outputs
V _{OH}	Output high level	2.4	·		V	$\begin{split} & I_{\text{OH}} = \text{-6.0 mA D7-D0} \\ & I_{\text{OH}} = \text{-12.0 mA PD7-PD0} \\ & I_{\text{OH}} = \text{-0.2 mA SLCTIN} \sim, \\ & \text{INIT} \sim, \text{STROBE} \sim, \\ & \text{AUTOFDXT} \sim \\ & I_{\text{OH}} = \text{-6.0 mA on all other} \\ & \text{outputs} \end{split}$
I _{CC}	Avg power supply current Input leakage Clock leakage			12 ±10 ±10	mA uA uA	

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

RECEIVER TIMING




TRANSMITTER TIMING




TIMING DIAGRAM

MODEM TIMING




TIMING DIAGRAM

PRINTER WRITE OPERATION



TIMING DIAGRAM

PRINTER READ OPERATION



DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER WITH FIFO AND PARALLEL PRINTER PORT

DESCRIPTION

The ST16C552 is a dual universal asynchronous receiver and transmitter with FIFO and a bidirectional CENTRONICS type parallel printer port. An internal programmable baud rate generator is provided to select transmit and receive clock rates from 50Hz to 448kHz. The ST16C552 is fabricated in an advanced 1.2u CMOS process to achieve low power drain and high speed requirements.

FEATURES

- * Pin-to-pin and functionally compatible to VL16C552
- * Fully compatible with all new bidirectional PS/2 printer port
- * 16 byte transmit FIFO
- * 16 byte receive FIFO with error flags
- * Modem control signals (CTS~, RTS~, DSR~, DTR~, RI~, CD~)
- * Programmable character lengths (5, 6, 7, 8)
- * Even, odd, or no parity bit generation and detection
- * Status report register
- * Independent transmit and receive control
- * TTL compatible inputs, outputs
- * Direct replacement of logic for PC/XT/AT
- * 448 kHz transmit/receive operation with 7.372 MHz external clock source


APPLICATIONS

- * Dual serial receiver and/or transmitter
- * Serial to parallel / parallel to serial converter
- * Modem handshaking
- * CENTRONICS printer port
- * IBM PS/2 bidirectional printer port
- * External bidirectional I/O
- * IBM PC/XT/AT upgrade printer port

ORDERING INFORMATION

Part number ST16C552CJ68


Package PLCC Operating temperature 0° C to +70° C



GENERAL DESCRIPTION

The ST16C552 is an improved version of the VL16C552 with higher speed operating access time. The ST16C552 performs the parallel to serial/serial to parallel conversion on the data characters received from the CPU or the MODEM. The ST16C552 also provides the user with a fully bidirectional parallel data port that fully supports the parallel CENTRONICS type printer. The on board status registers will provide the error conditions, type and status of the transfer operations being performed. The ST16C552 also has complete MODEM control capability, and a processor interrupt system that may be software tailored to the user's requirements to minimize the computing required to handle the communications link. The ST16C552 can interface easily to the most popular microprocessors and communications link faults can be detected with internal loopback capability.

BLOCK DIAGRAM



Symbol	Pin	Signal type	Pin description
BIDEN	1	1	Printer direction select. A high puts the parallel port in the software controlled mode (input/output). A low puts the parallel port in the out mode.
CSB~	3	I	Chip select B. (active low) A low at this pin (while CSA \sim and CSP \sim =1) will enable the UARTB / CPU data transfer operation.
CLK	4	1	External clock input. An external clock can be used to clock the internal circuit and the baud rate generator for custom and standard transmission rates.
DSRB~	5	ı	Data set ready B. (active low) A low on this pin indicates that MODEM B is ready to exchange data with UARTB.
RIB~	6	. 1 ,	Ring detect B indicator. (active low) A low on this pin indicates that MODEM B has received a ringing signal from the telephone line.
CDB~	8	l	Carrier detect B. (active low) A low on this pin indicates that carrier has been detected by the MODEM B.
RXRDYA~	9	0	Receive ready A (active low). This pin goes low when the receive FIFO of the ST16C552 A section is full. It can be used as a single or multi-transfer DMA.
TXB	10	0	Serial data output B. The serial data is transmitted via this pin with additional start, stop and parity bits. The TXB will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
DTRB~	11	0	Data terminal ready B. (active low) To indicate that ST16C552 is ready to receive data. This pin can be controlled via the modem control register (MCRB bit-0). Writing a "1" at the MCRB bit-0 will set the DTRB~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
RTSB~	12	0	Request to send B. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCRB bit-1) will set this pin to low state. After the reset this pin will be set to high.
CTSB~	13	l	Clear to send B. (active low) The CTSB~ signal is a MODEM control function input whose conditions can be tested by reading the MSRB BIT-4. CTSB~ has no effect on the transmitter output.
D0-D7	14-21	1/0	Bidirectional data bus. Eight bit, three state data bus to transfer information to or from the CPU. D0 is the least significant bit (lsb) of the data bus and the first serial data bit to be received or transmitted.

Symbol	Pin	Signal type	Pin description
TXRDYA~	22	0	Transmit ready A (active low). This pin goes low when the transmit FIFO of the ST16C552 A section is full. It can be used as a single or multi-transfer DMA.
RTSA~	24	0	Request to send A. (active low) To indicate that transmitter has data ready to send. Writing a "1" in the modem control register (MCRA bit-1) will set this pin to low state. After the reset this pin will be set to high.
DTRA~	25	0	Data terminal ready A. (active low) To indicate that ST16C552 is ready to receive data. This pin can be controlled via the modem control register (MCRA bit-0). Writing a "1" at the MCRA bit-0 will set the DTRA~ output to low. This pin will be set to high state after writing a "0" to that register or after the reset.
TXA	26	0	Serial data output A. The serial data is transmitted via this pin with additional start, stop and parity bits. The TXA will be held in mark (high) state during reset, local loopback mode or when the transmitter is disabled.
CTSA~	28	l	Clear to send A. (active low) The CTSA~ signal is a MODEM control function input whose conditions can be tested by reading the MSRA BIT-4. CTSA~ has no effect on the transmitter output.
CDA~	29	1	Carrie detect A. (active low) A low on this pin indicates that carrier has been detected by the MODEM A.
RIA~	30	I	Ring detect A indicator. (active low) A low on this pin indicates that MODEM A has received a ringing signal from the telephone line.
DSRA~	31	1	Data set ready A. (active low) A low on this pin indicates that MODEM A is ready to exchange data with UARTA.
CSA~	32	1	Chip select A. (active low) A low at this pin (while CSB \sim and CSP \sim = 1) will enable the UARTA / CPU data transfer operation.
A2	33	1	Address line 2. To select internal registers.
A1	34	. 1	Address line 1. To select internal registers.
A0	35	1	Address line 0. To select internal registers.
IOW~	36	1	Write strobe. (active low) A low on this pin will transfer the contents of the CPU data bus to the addressed register.
IOR~	37	1	Read strobe. (active low) A low level on this pin will transfer the contents of the ST16C552 data bus to the CPU.

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
CSP~	38	I	Chip select P. (active low) To enable the ST16C552 printer operation, this pin has to go low while CSA~ and CSB~ are high.
RESET~	39	1	Master reset. (active low) A low on this pin will reset all the outputs and internal registers. The parallel port of the ST16C552 will be set to output mode, the transmitter output and the receiver input will be disabled during reset time.
RXA	41	l	Serial data input A. The serial information (data) received from MO- DEM or RS232 to ST16C552 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode RXA input is disabled from external connection and connected to the TXA output internally.
TXRDYB~	42	0	Transmit ready B (active low). This pin goes low when the transmit FIFO of the ST16C552 B section is full. It can be used as a single or multi-transfer DMA.
INTSEL~	43	1	Interrupt select. (active low) The external ACK ~ can be selected as an interrupt source by tying this pin to GND. Tying this pin to VCC, will set the internal interrupt logic to the latched state, reading the STATUS register will reset the INTP output.
RDOUT	44	0	Read select out. A high on this pin indicates that the chip is being read by the CPU.
INTA	45	0	UART A interrupt output. (three state) This pin goes high (when enabled by MCRA BIT-3) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected.
PD7-PD0	46-53	1/0	Bidirectional parallel ports. (three state) To transfer data in or out of the ST16C552 parallel port. PD7-PD0 are latched during output mode.
STROBE~	55	1/0	General purpose I/O or strobe output. (open drain active low) To transfer latched data to the external peripheral or printer.
AUTOFDXT~	56	1/0	General purpose I/O or line printer autofeed. (open drain active low) To signal the printer for continuous form feed.
INIT~	57	1/0	General purpose I/O or line printer initialize. (open drain active low) To signal the line printer to enter internal initialization routine.
SLCTIN~	58	1/0	General purpose I/O or line printer select. (open drain active low) To select the line printer.
INTP	59	0	Printer interrupt output. (high) To signal the state of the printer port.

SYMBOL DESCRIPTION

Symbol	Pin	Signal type	Pin description
INTB	60	0	UART B interrupt output. (three state) This pin goes high (when enabled by MCRB BIT-3) whenever a receiver error, receiver data available, transmitter empty or modem status condition flag is detected.
RXRDYB~	61	0	Receive ready B (active low). This pin goes low when the receive FIFO of the ST16C552 B section is full. It can be used as a single or multitransfer DMA .
RXB	62	l	Serial data input B. The serial information (data) received from MO-DEM or RS232 to ST16C552 receive circuit. A mark (high) is logic one and a space (low) is logic zero. During the local loopback mode the RXB input is disabled from external connection and connected to the TXB output internally.
ERROR~	63	l .	General purpose input or line printer error. (active low) This is an output from the printer to indicate an error by holding it low during error condition.
SLCT	65	l .	General purpose input or line printer selected. (active high) This is an output from the printer to indicate that the line printer has been selected.
BUSY	66	l :	General purpose input or line printer busy. (active high) An output from the printer to indicate printer is not ready to accept data.
PE	67	1 .	General purpose input or line printer paper empty. (active high) An output from the printer to indicate out of paper.
ACK~	68	l	General purpose input or line printer acknowledge. (active low) An output from the printer to indicate that data has been accepted successfully.
GND	2,7, 27,54	o	Signal and power ground. All pins must be tied to ground.
vcc	23,40, 64	1/0 1/10 1/10 1/10 1/10 1/10 1/10 1/10	Power supply input. All pins must be tied to supply.

PROGRAMMING TABLE

	CSA	DLAB	A2	A1	A0	READ MODE	WRITE MODE
1	0	0	0	0	0	Receive Holding Register A	Transmit Holding Register A
]]	0	0	0	0			Interrupt Enable Register A
1	0	X	0	1	0	Interrupt Status Register A	FIFO Control Register A
1 1	0	X	-0	1	1	a A	Line Control Register A
1 1	0	X	1	0	0		Modem Control Register A
1 1	0	X	1	0	1	Line Status Register A	
1 1	0	X	1	1	0	Modem Status Register A	
1 1	0	X	1	1	1	Scratchpad Register A	Scratchpad Register A
1 1	0	1	0	0	0		LSB of Divisor Latch A
1 1	0	1	0	0	1		MSB of Divisor Latch A
	1	0	0	0	0	Receive Holding Register B	Transmit Holding Register B
	1	0	0	0	1	3 - 3	Interrupt Enable Register B
	1	x	0	1	0	Interrupt Status Register B	FIFO Control Register B
0	1	x	0	1	1		Line Control Register B
	1	X	1	0	0		Modem Control Register B
0	1	X	1	0	1	Line Status Register B	, , , , , , , , , , , , , , , , , , ,
	1	x	1	1	6	Modem Status Register B	
	1	x	1	1	1	Scratchpad Register B	Scratchpad Register B
	1	1	Ö	0	0	Ochatoripad riegister b	LSB of Divisor Latch B
	1	1	0	0	1		MSB of Divisor Latch B
'	ı		U	٦	'	:	MISD OF DIVISOR LATER B

REGISTER FUNCTIONAL DESCRIPTIONS

TRANSMIT AND RECEIVE HOLDING REGISTER A/B

The serial transmitter section consists of a Transmit Hold Register A/B and Transmit Shift Register A/B. The status of the transmit hold register is provided in the Line Status Register A/B. Writing to this register will transfer the contents of the data bus (D7-D0) to the transmit holding register A/B whenever the transmitter holding register A/B or transmitter shift register A/B is empty. The transmit holding register empty A/B flag will be set to "1" when the transmitter is empty or data is transferred to the transmit shift register A/B. Note that a write operation should be performed when the transmit holding register empty flag is set.

On the falling edge of the start bit, the receiver internal counter will start to count 7 1/2 clocks (16x clock) which is the center of the start bit. The start bit is valid if the RXA/B is still low at the mid-bit sample of the start bit. Verifying the start bit prevents the receiver from assembling a false data character due to a low going noise spike on the RXA/B input. Receiver status codes will be posted in the Line Status Register A/B.

FIFO INTERRUPT MODE OPERATION

When the receive FIFO (FCR BIT-0=1) and receive interrupts (IER BIT-0=1) are enabled, receiver interrupt will occur as follows:

A) The receive data available interrupts will be issued to the CPU when the FIFO has reached its programmed trigger level; it will be cleared as soon as the FIFO drops below its programmed trigger level.

B) The ISR receive data available indication also occurs when the FIFO trigger level is reached, and like the interrupt it is cleared when the FIFO drops below the trigger level.

C) The data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receiver FIFO. It is reset when the FIFO is empty.

FIFO POLLED MODE OPERATION

When FCR BIT-0=1; resetting IER BIT 3-0 to zero puts the ST16C550 in the FIFO polled mode of operation. Since the receiver and transmitter are controlled separately either one or both can be in the polled mode operation by utilizing the Line Status Register.

- A) LSR BIT-0 will be set as long as there is one byte in the receive FIFO.
- B) LSR BIT4-1 will specify which error(s) has occurred. C) LSR BIT-5 will indicate when the transmit FIFO is empty.
- D) LSR BIT-6 will indicate when both transmit FIFO and transmit shift register are empty.
- E) LSR BIT-7 will indicate when there are any errors in the receive FIFO.

PROGRAMMABLE BAUD RATE GENERATOR

INTERRUPT ENABLE REGISTER A/B

The Interrupt Enable Register A/B masks the incoming interrupts from receiver ready, transmitter empty, line status and modem status registers to the INTA/B output pin.

IER BIT-0:

0 = disable receiver ready interrupt 1 = enable receiver ready interrupt

IER BIT-1:

0 = disable transmitter empty interrupt 1 = enable transmitter empty interrupt

IER BIT-2:

0 = disable receiver line status interrupt 1 = enable receiver line status interrupt

IER BIT-3:

0=disable modem status register interrupt 1=enable modem status register interrupt

IER BIT 7-4:

All these bits are set to logic zero.

INTERRUPT STATUS REGISTER A/B

The ST16C552 provides four level prioritized interrupt conditions to minimize software overhead during data character transfers. The Interrupt Status Register A/B provides the source of the interrupt in prioritized manner. During the read cycle, the ST16C552 provides the highest interrupt level to be serviced by the CPU. No other interrupts are acknowledged until the particular interrupt has been serviced. The following are the prioritized interrupt levels:

Pr	iorit	y le	evel	Source of the interrupts
Р	D2 D1 D0			
1	1	1	0	LSR (Receiver Line Status Register)
2	1	0	0	RXRDY (Received Data Ready)
3	0	1	0	TXRDY(Transmitter Holding Register Empty)
4	0	0	0	MSR (Modern Status Register)

ISR BIT-0:

0 = an interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine

1 = no interrupt pending

ISR BIT 1-2:

Logical combination of these bits, provides the highest priority interrupt pending.

ISR BIT 3-7:

These bits are not used and are set to zero in ST16C450 mode. BIT 6-7: are set "1" in ST16C550 mode.

FIFO CONTROL REGISTER (FCR)

This register is used to enable the FIFOs, clear the FIFOs, set the receiver FIFO trigger level, and select the type of DMA signalling.

FCR BIT-0:

0 = Disable the transmit and receive FIFO.

1 = Enable the transmit and receive FIFO.

FCR BIT-1:

0 = No change.

1 = Clears the contents of the receive FIFO and resets its counter logic to 0 (the receive shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-2:

0=No change.

1 = Clears the contents of the transmit FIFO and resets its counter logic to 0 (the transmit shift register is not cleared or altered). This bit will return to zero after clearing the FIFOs.

FCR BIT-3:

0=No change.

1 = Changes RXRDY and TXRDY pins from mode "0" to mode "1".

FCR BIT 4-5:

Not used.

FCR BIT 6-7:

These bits are used to set the trigger level for the receiver FIFO interrupt.

BIT-7	BIT-6	FIFO trigger level
0	0	01
0	1	04
1	0	08
1 1	1	14
L		

LINE CONTROL REGISTER A/B

The Line Control Register is used to specify the asynchronous data communication format. The number of the word length, stop bits, and parity can be selected by writing appropriate bits in this register.

LCR BIT1-0:

These two bits specify the word length to be transmitted or received.

00 = 5 bits word length

01 = 6 bits word length

10=7 bits word length

11 = 8 bits word length

LCR BIT-2:

The number of stop bits can be specified by this bit. 0=1 stop bit, when word length=5, 6, 7, 8 bits 1=1 and 1/2 stop bit, when word length=5 bits 1=2 stop bits, word length=6, 7, 8 bits

LCR BIT-3:

Parity or no parity can be selected via this bit. 0 = no parity

1 = a parity bit is generated during the transmission; receiver also checks for received parity

LCR BIT-4:

If the parity bit is enabled, LCR BIT-4 selects the even or odd parity format.

0 = odd parity is generated by calculating odd number of 1's in the transmitted data; receiver also checks for same format.

1 = an even parity bit is generated by calculating the number of even 1's in the transmitted or received data.

LCR BIT-5:

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

LCR BIT-5=1 and LCR BIT-4=0 parity bit is forced to "1" in the transmitted and received data LCR BIT-5=1 and LCR BIT-4=1 parity bit is forced to "0" in the transmitted and received data

LCR BIT-6:

Break control bit.

1 = forces the transmitter output (TXA/B) to go low to alert the communication terminal 0 = normal operating condition

LCR BIT-7:

The internal baud rate counter latch enable (DLAB). 0 = normal operation

1 = select divisor latch register

MODEM CONTROL REGISTER A/B

This register controls the interface with the MODEM or a peripheral device (RS232).

MCR BIT-0:

0 = force DTR ~ output to high 1 = force DTR ~ output to low

MCR BIT-1:

0=force RTS~ output to high 1=force RTS~ output to low

MCR BIT-2:

Not used.

MCR BIT -3:

INTA/B output control. 0=INTA/B outputs disabled 1=INTA/B outputs enabled

MCR BIT -4:

0 = normal operating mode

1 = enable local loop-back mode (diagnostics). The transmitter output (TXA/B) is set high (Mark condition), the Receiver inputs (RXA/B, CTSA/B~, DSRA/B~, CDA/B~, and RIA/B~) are disabled. Internally, the transmitter output is connected to the receiver input and DTRA/B~, RTSA/B~ are connected to modem control inputs. In this mode, the receiver and transmitter interrupts are fully operational. The Modem Control Interrupts are also operational, but the interrupt sources are now the lower four bits of the Modem Control Register instead of the four Modem Control Inputs. The interrupts are still controlled by the IERA/B.

MCR BIT 5-7:

Not used. Are set to zero permanently.

LINE STATUS REGISTER A/B

This register provides the status of data transfer to CPU.

LSR BIT-0:

0 = no data in receive holding register

1 = a data has been received and saved in the receive holding register

LSR BIT-1:

0 = no overrun error (normal)

1 = overrun error, next character arrived before receive holding register was empty

LSR BIT-2:

0 = no parity error (normal)

1 = parity error, received data does not have correct parity information

LSR BIT-3:

0 = no framing error (normal)

1 = framing error received, received data did not have a valid stop bit

LSR BIT-4:

0 = no break condition (normal)

1 = receiver received a break signal (RX was low for one character time frame)

LSR BIT-5:

0=transmit holding register is full. ST16C552 will not accept any data for transmission.

1 = transmit holding register is empty. CPU can load the next character.

LSR BIT-6:

0 = transmitter holding and shift registers are full
1 = transmitter holding and shift registers are empty

LSR BIT-7:

0 = Normal.

1 = At least one parity error, framing error or break indication in the FIFO. This bit is cleared when LSR is read.

MODEM STATUS REGISTER A/B

This register provides the current state of the control lines from the modem or peripheral to the CPU. Four bits of this register are used to indicate the changed information. These bits are set to "1" whenever a control input from the MODEM changes state. They are set to "0" whenever the CPU reads this register.

MSR BIT-0:

Indicates that the CTS~ input to the ST16C552 has changed state since the last time it was read.

MSR BIT-1:

Indicates that the DSR~ input to the ST16C552 has changed state since the last time it was read.

MSR BIT-2:

Indicates that the RI~ input to the ST16C552 has changed from a low to a high state.

MSR BIT-3:

Indicates that the CD \sim input to the ST16C552 has changed state since the last time it was read.

MSR BIT-4:

This bit is the compliment of the CTS~ input. It is equivalent to RTS in the MCR during loop-back mode.

MSR BIT-5:

This bit is the compliment of the DSR~ input. It is equivalent to DTR in the MCR during loop-back mode.

MSR BIT-6:

This bit is the compliment of the RI~ input.

MSR BIT-7:

This bit is the compliment to the CD~ input.

SCRATCHPAD REGISTER A/B

ST16C552 provides a temporary data register to store 8 bits of information for variable use.

BAUD RATE GENERATOR PROGRAMMING TABLE (1.8432 MHz CLOCK):

BAUD RATE	16 x CLOCK DIVISOR	% ERROR
50	2304	
75	1536	
110	1047	0.026
150	768	
300	384	
600	192	
1200	96	
1800	64	
2000	58	0.69
2400	48	
3600	36	
4800	24	
7200	16	
9600	12	
19.2K	6	
38.4K	3	
56K	2	2.86
112K	1	

ST16C552 EXTERNAL RESET CONDITION

REGISTERS	RESET STATE
IERA/B ISRA/B LCRA/B MCRA/B LSRA/B MSRA/B MSRA/B	IERA/B BITS 0-7=0 ISRA/B BIT 0=1, ISRA/B BITS 1-7=0 LCRA/B BITS 0-7=0 MCRA/B BITS 0-7=0 LSRA/B BITS 0-4=0, LSRA/B BITS 5-6=1, LSRA/B BIT 7=0 MSRA/B BITS 0-3=0, BITS 4-7=input signals CR BIT 4=0

SIGNALS	RESET STATE
TXA/B RTSA/B~ DTRA/B~ INTA/B INTP PD7-PD0 STROBE~	High High High Three state Three state Output mode, PD7-PD0=0 Output mode, high

ST16C552 ACCESSIBLE REGISTERS

A2	A1	A0	Register	BIT-7	BIT-6	BIT-5	BIT-4	BIT-3	BIT-2	BIT-1	BIT-0
0	0	0	RHR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	THR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	IER	0	0	0	0	modem status interrupt	receive line status interrupt	transmit holding register	receive holding register
0	1	0	FCR	RCVR trigger (MSB)	RCVR trigger (LSB)	0	0	DMA mode select	XMIT FIFO reset	RCVR FIFO reset	FIFO enable
0	1	0	ISR	0/ FIFOs enabled	0/ FIFOs enabled	0	0	0	int priority bit-1	int priority bit-0	int status
0	1	1	LCR	divisor latch enable	set break	set parity	even parity	parity enable	stop bits	word length bit-1	word length bit-0
1	0	0	MCR	0	0	0	loop back	OP2~	OP1~	RTS~	DTR~
1	0	1	LSR	0/ FIFO error	trans. empty	trans. holding empty	break interrupt	framing error	parity error	overrun error	receive data ready
1	1	0	MSR	CD	RI	DSR	CTS	delta CD~	delta RI~	delta DSR~	delta CTS~
1	1	1	SPR	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	0	DLL	bit-7	bit-6	bit-5	bit-4	bit-3	bit-2	bit-1	bit-0
0	0	1	DLM	bit-15	bit-14	bit-13	bit-12	bit-11	bit-10	bit-9	bit-8

PRINTER PORT PROGRAMMING TABLE:

A1	A0	IOW~	IOR~
0	0	PORT REGISTER	PORT REGISTER
0	1	I/O SELECT REGISTER	STATUS REGISTER *
1	0	CONTROL REGISTER	COMMAND REGISTER

^{*} Reading the status register will reset the INTP output.

PARALLEL PORT DIRECTION SELECT REGISTER (WRITE ONLY)

CONTROL REGISTER (D5)	NTROL REGISTER (D5) BIDEN I/O SELECT REGISTER (D7-D0)			
X	0	xxxxxxxx exp. AA Hex	OUTPUT	
X	0	10101010	INPUT	
0	1	xxxxxxxx	OUTPUT	
1	1	xxxxxxx	INPUT	

REGISTER DESCRIPTIONS

PORT REGISTER

Bidirectional printer port.

Writing to this register during output mode will transfer the contents of the data bus to the PD7-PD0 ports . Reading this register during input mode will transfer the states of the PD7-PD0 to the data bus. This register will be set to the output mode after reset.

PR BIT 7-0:

PD7-PD0 bidirectional I/O ports.

STATUS REGISTER

This register provides the state of the printer outputs and the interrupt condition.

SR BIT 1-0:

Not used. Are set to "1" permanently.

SR BIT-2:

Interrupt condition.

0 = an interrupt is pending

This bit will be set to "0" at the falling edge of the ACK~ input.

1 = no interrupt is pending

Reading the STATUS REGISTER will set this bit to "1".

SR BIT-3:

ERROR~ input state.

0 = ERROR~ input is in low state

1 = ERROR~ input is in high state

SR BIT-4:

SLCT input state.

0 = SLCT input is in low state

1 = SLCT input is in high state

SR BIT-5:

PE input state.

0 = PE input is in low state

1 = PE input is in high state

SR BIT-6:

ACK~ input state.

0 = ACK~ input is in low state

1 = ACK~ input is in high state

SR BIT-7:

BUSY input state.

0 = BUSY input is in high state

1 = BUSY input is in low state

COMMAND REGISTER

The state of the STROBE~, AUTOFDXT~, INIT, SLCTIN~ pins, and interrupt enable bit can be read by this register regardless of the I/O direction.

COM BIT-0:

STROBE~ input pin.

0 = STROBE~ pin is in high state

1 = STROBE~ pin is in low state

COM BIT-1:

AUTOFDXT~ input pin.

0 = AUTOFDXT~ pin is in high state

1 = AUTOFDXT~ pin is in low state

COM BIT-2:

INIT input pin.

0 = INIT pin is in low state

1 = INIT pin is in high state

COM BIT-3:

SLCTIN~ input pin.

0= SLCTIN~ pin is in high state

1 = SLCTIN~ pin is in low state

COM BIT-4:

Interrupt mask.

0 = Interrupt (INTP output) is disabled

1 = Interrupt (INTP output) is enabled

COM BIT 7-5:

Not used. Are set to "1" permanently.

CONTROL REGISTER.

Writing to this register will set the state of the STROBE~, AUTOFDXT~, INIT, SLCTIN pins, and interrupt mask register.

CON BIT-0:

STROBE~ output control bit.

0 = STROBE~ output is set to high state

1 = STROBE~ output is set to low state

CON BIT-1:

AUTOFDXT~ output control bit.

0 = AUTOFDXT~ output is set to high state

1 = AUTOFDXT~ output is set to low state

CON BIT-2:

INIT output control bit.

0 = INIT output is set to low state

1 = INIT output is set to high state

CON BIT-3:

SLCTIN~ output control bit.

0 = SLCTIN~ output is set to high state

1 = SLCTIN~ output is set to low state

CON BIT-4:

Interrupt output control bit.

0 = INTP output is disabled

1 = INTP output is enabled

CON BIT-5:

I/O select. Direction of the PD7-PD0 can be selected by setting or clearing this bit.

0 = PD7-PD0 are set for output mode

1 = PD7-PD0 are set for input mode

CON BIT 7-6:

Not used.

I/O SELECT REGISTER

Software controlled I/O select.

Bidirectional mode can be selected by keeping the BIDEN input in high state and setting CON BIT-5 to "zero or one"

Hardware/software I/O select.

Bidirectional mode can be selected by keeping the BIDEN input in low state and setting I/O SELECT register to "AA" Hex for input or any other value for output.

ST16C552 PRINTER PORT REGISTER CONFIGURATIONS

PORT REGISTER

(READ/WRITE)

	D7	D6	D5	D4	D3	D2	D1	D0
	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
١						0.11		

STATUS REGISTER

(READ ONLY)

D7	D6	D5	D4	D3	D2	D1	D0
BUSY~	ACK	PE	SLCT	ERROR STATE	IRQ	1	1

1 = No interrupt

0 = Interrupt

COMMAND REGISTER (READ ONLY)

D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	IRQ ENABLE	SLCTIN~	INIT	AUTO- FDXT~	STROBE~

0 = IRQ disabled 1 = IRQ enabled

CONTROL REGISTER

(WRITE ONLY)

D7	D6	D5	D4	D3	D2	D1	D0
х	Х	I/O SELECT	IRQ MASK	SLCTIN~	INIT	AUTO- FDXT~	STROBE~
	0 = Output 1 = Input		0=INTP outp disabled 1=INTP outp enabled				

AC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
					-	
Τ,	Clock high pulse duration	60			ns	
T ₂	Clock low pulse duration	60			ns	External clock
T _a	Clock rise/fall time					
T ₂ T ₃ T ₁₂	Address hold time from IOW~	5			ns	
T ₁₃	IOW~ delay from	25			ns	
	address					
T ₁₄	IOW~ delay from	10			ns	
_	chip select					
T ₁₅	IOW~ strobe width	50			ns	
T ₁₆	Chip select hold time from IOW~	5		·	ns	
T ₁₇	Write cycle delay	55			ns	
Tw	Write cycle=T ₁₅ +T ₁₇	135			ns	
T ₁₈	Data setup time	10			ns	
T ₁₉	Data hold time	25			ns	
T ₂₀	Address hold time from IOR~	0			ns	
T ₂₁	IOR~ delay from	10			ns	
	address					:
T ₂₂	IOR~ delay from chip select	10			ns	
T ₂₃	IOR~ strobe width	75			ns	
T ₂₄	Chip select hold time from IOR~	0			ns	
T ₂₅	Read cycle delay	50			ns	
Tr	Read cycle=T ₂₃ +T ₂₅	135	;		ns	
T ₂₆	Delay from IOR~ to data			75	ns	100 pF load
T ₂₇	IOR~ to floating	0		50	ns	100 pF load
	data delay					
			-			
		*				

^{*} Baud rate cycle

AC ELECTRICAL CHARACTERISTICS

 $T_A=25^{\circ}$ C, $V_{CC}=5.0$ V \pm 5% unless otherwise specified.

Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
TRANSMI	TTER				,	
T ₃₃	Delay from initial INT reset to transmit start	8		24	*	
T ₃₄	Delay from stop to interrupt			100	ns	
T ₃₅	Delay from IOW~ to reset interrupt					
Т _{зе}	Delay from initial Write to interrupt	16		24	*	·
T ₃₇	Delay from IOR~ to reset interrupt			75	ns	100 pF load
MODEM	CONTROL					
		I 1		50		400 .511
T ₂₈	Delay from IOW~ to output			50	ns	100 pF load
T ₂₉	Delay to set interrupt from MODEM input			70	ns	100 pF load
T ₃₀	Delay to reset interrupt from IOR~			70	ns	100 pF load
RECEIV	ER					
T ₃₁	Delay from stop to set interrupt		***************************************	1 _{Rclk}	ns	100 pF load
T ₃₂	Delay from IOR~ to reset interrupt			200	ns	100 pF load
PRINTE	R PORT					
T ₃₈	Delay from rising IOW~ to output data.	5			ns	and second and the second and agree the second and are an agreement agreement agreement agreement agreement agr
T ₃₉	ACK~ pulse width	75			ns	
T ₄₀	PD7 - PD0 setup time	10			ns	
T ₄₁	PD7 - PD0 hold time Delay from ACK~ low	25 5			ns ns	
T ₄₂	to interrupt high.					
T ₄₃	Delay from IOR~ to reset interrupt.	5			ns	

ABSOLUTE MAXIMUM RATINGS

Operating Supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts \pm 5% GND-0.3 V to V_{CC}+0.3 V 0° C to +70° C -40° C to +150° C 500 mW


DC ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ} C$, $V_{CC} = 5.0 V \pm 5\%$ unless otherwise specified.


Symbol	Parameter		Limits		Units	Conditions
		min	typ	max		
V _{ILCK} V _{IHCK} V _{IL} V _I V _I V _{OL}	Clock input low level Clock input high level Input low level Input high level Output low level	-0.5 3.0 -0.5 2.2		0.6 V _{cc} 0.8 V _{cc} 0.4	V V V V	I_{OL} = 6.0 mA D7-D0 I_{OL} = 20.0 mA PD7-PD0 I_{OL} = 10 mA SLCTIN~, INIT~,STROBE~, AUTOFDXT~ I_{OL} = 6.0 mA on all other outputs
V _{OH}	Output high level	2.4			V	I_{OH} = -6.0 mA D7-D0 I_{OH} = -12.0 mA PD7-PD0 I_{OH} = -0.2 mA SLCTIN \sim , INIT \sim ,STROBE \sim , AUTOFDXT \sim I_{OH} = -6.0 mA on all other outputs
I _{CC}	Avg power supply current Input leakage Clock leakage			12 ±10 ±10	mA uA uA	

TIMING DIAGRAM

WRITE CYCLE TIMING




READ CYCLE TIMING




TIMING DIAGRAM

RECEIVER TIMING




TRANSMITTER TIMING




TIMING DIAGRAM

MODEM TIMING




TIMING DIAGRAM

PRINTER WRITE OPERATION



TIMING DIAGRAM

PRINTER READ OPERATION




APPLICATION NOTES

QUALITY/RELIABILITY

INTENTIONALLY LEFT BLANK FOR FUTURE EXPANSION

ORDERING INFORMATION

ORDERING INFORMATION AND PART NUMBERING GUIDE



Temperature Range

С	Commercial	0° C	To	+70° C
ı	Industrial	-40° C	To	+85° C
М	Military	-55° C	To	+125° C


Package Type

- P Plastic
- C Ceramic
- D CerdipL Leadless Chip Carrier (LCC)
- J Plastic Leaded Chip Carrier (PLCC)
- F Flat Pack
- Q Quad Flat Pack
- G Pin Grid


^{*} General marking will not show this option unless, parts are tested for different operating speeds.

PACKAGING INFORMATION

PLCC PACKAGING INFORMATION



PLASTIC DIP PACKAGING INFORMATION



REPRESENTATIVES

North American Representatives

Alabama

NOVUS GROUP TEL (205) 534-0044 FAX (205) 534-0186

California

H-TECHNICAL SALES TEL (408) 453-2111 FAX (408) 453-3836

INFINITY SALES TEL (714) 833-0300 FAX (714) 833-0303

INFINITY SALES TEL (805) 966-9408

INFINITY SALES TEL (213) 455-2566

Connecticut DYNAMIC SALES TEL (203) 693-0451

Florida

INTERTECH INDUSTRIES TEL (305) 970-9097 FAX (305) 975-9698

Georgia

NOVUS GROUP TEL (404) 263-0320 FAX (404) 263-8946

Idaho

ELECTRONIC COMPONENT SALES TEL (208) 342-8072

Illinois

MICRO SALES INC. TEL (708) 285-1000 FAX (708)285-1008

Massachusetts DYNAMIC SALES TEL (617) 272-5676 FAX (617) 273-4856

Michigan J.M.J & ASSOCIATES TEL (616) 774-9480 FAX (616) 454-2680 Minnesota

MURNCO TEL (612) 854-4161 FAX (612) 854-9634

North Carolina NOVUS GROUP TEL (919) 460-7771 FAX (919) 460-5703

Ohio ADM TEL (513) 579-8108 FAX (513) 579-8510

Oregon ELECTRONIC COMPONENT SALES TEL (503) 245-2342 FAX (503) 684-6436

TexasBRAVO SALES
TEL (214) 934-0067
FAX (214) 934-0117

BRAVO SALES TEL (512) 836-8323 FAX (512) 836-1695

Vermont DYNAMIC SALES TEL (802) 476-4223

Washington ELECTRONIC COMPONENT SALES TEL (206) 232-9301 FAX (206) 232-1095

ELECTRONIC COMPONENT SALES TEL (509) 456-0100

Wisconsin MICRO SALES INC. TEL (414) 786-1403 FAX (414) 786-1813 9

US Distributor PARTS ONE Roseville, MN TEL (800) 247-0867

International Stocking representatives

ENGLAND BRITCOMP SALES LTD (BSL) TEL (44) 3-72-377-779 FAX (44) 3-72-376-848

FRANCE EUROCOMPOSANT TEL (1) 30-82-03-32 FAX (1) 39-69-38-68

HONG KONG TEKTRON ELECTRONICS TEL (852) 388-0629 FAX (852) 780-5871

GERMANY ELECTROCOMP ELECTRONIK GMBH TEL (49) 6-031-61-076 FAX (49) 6-031-61-788

JAPAN NDA TEL (81) 3-326-43-301 FAX (81) 3-326-43-419

SINGAPORE SERIAL SYSTEMS MKTG. TEL (65) 293-8830 FAX (65) 291-2673